## NY8A053B

## 12 I／O 8－bit EPROM－Based MCU

Version 1.3
Apr．17， 2018

[^0]
## Revision History

| Version | Date | Description | Modified Page |
| :---: | :---: | :--- | :---: |
| 1.0 | $2016 / 04 / 08$ | Formal release. | - |
| 1.1 | $2017 / 05 / 23$ | 1. Modify Pin Assignment \& Pin Description. <br> 2. Add "PWM Output Pin", "Buzzer Output Pin" and "Input Voltage Level" <br> options in Configuration Words. | 10,11 <br> 68 |
| 1.2 | $2017 / 11 / 15$ | Modify Table 14 Summary of /TO \&/PD Value and its Associated Event. | 50 |
| 1.3 | $2018 / 04 / 17$ | Update the DC Characteristics table. | 69 |

## Table of Contents

1．概述 ..... 6
1.1 功能 ..... 6
1．General Description ..... 8
1．1 Features ..... 8
1．2 Block Diagram ..... 10
1．3 Pin Assignment ..... 10
1．4 Pin Description ..... 11
2．Memory Organization ..... 12
2．1 Program Memory ..... 12
2．2 Data Memory ..... 13
3．Function Description ..... 16
3．1 R－page Special Function Register ..... 16
3．1．1 INDF（Indirect Addressing Register） ..... 16
3．1．2 TMRO（Timer0 Register）． ..... 16
3．1．3 PCL（Low Byte of PC［9：0］） ..... 16
3．1．4 STATUS（Status Register） ..... 17
3．1．5 FSR（Register File Selection Register） ..... 17
3．1．6 PortA（PortA Data Register） ..... 18
3．1．7 PortB（PortB Data Register） ..... 18
3．1．8 PCON（Power Control Register） ..... 18
3．1．9 BWUCON（PortB Wake－up Control Register） ..... 19
3．1．10 PCHBUF（High Byte of PC） ..... 19
3．1．11 ABPLCON（PortA／PortB Pull－Low Resistor Control Register） ..... 19
3．1．12 BPHCON（PortB Pull－High Resistor Control Register） ..... 20
3．1．13 INTE（Interrupt Enable Register） ..... 20
3．1．14 INTF（Interrupt Flag Register）． ..... 21
3．2 TOMD Register ..... 21
3．3 F－page Special Function Register ..... 22
3．3．1 IOSTA（PortA I／O Control Register） ..... 22
3．3．2 IOSTB（PortB I／O Control Register） ..... 23
3．3．3 PSOCV（PrescalerO Counter Value Register） ..... 23
3.3.4 BODCON (PortB Open-Drain Control Register) ..... 23
3.3.5 PCON1 (Power Control Register1) ..... 23
3.4 S-page Special Function Register ..... 24
3.4.1 TMR1 (Timer1 Register) ..... 24
3.4.2 T1CR1 (Timer1 Control Register1) ..... 24
3.4.3 T1CR2 (Timer1 Control Register2) ..... 25
3.4.4 PWM1DUTY (PWM1 Duty Register) ..... 26
3.4.5 PS1CV (Prescaler1 Counter Value Register) ..... 26
3.4.6 BZ1CR (Buzzer1 Control Register) ..... 26
3.4.7 IRCR (IR Control Register) ..... 27
3.4.8 TBHP (Table Access High Byte Address Pointer Register) ..... 28
3.4.9 TBHD (Table Access High Byte Data Register) ..... 28
3.4.10 OSCCR (Oscillation Control Register) ..... 29
3.5 I/O Port ..... 29
3.5.1 Block Diagram of IO Pins ..... 31
3.6 Timer0 ..... 38
3.7 Timer1/PWM1/Buzzer1 ..... 39
3.8 IR Carrier ..... 41
3.9 Watch-Dog Timer (WDT) ..... 42
3.10 Interrupt ..... 43
3.10.1 TimerO Overflow Interrupt ..... 43
3.10.2 Timer1 Underflow Interrupt ..... 43
3.10.3 WDT Timeout Interrupt ..... 44
3.10.4 PB Input Change Interrupt ..... 44
3.10.5 External Interrupt ..... 44
3.11 Oscillation Configuration ..... 44
3.12 Operating Mode ..... 46
3.12.1 Normal Mode ..... 48
3.12.2 Slow Mode ..... 48
3.12.3 Standby Mode ..... 48
3.12.4 Halt Mode ..... 49
3.12.5 Wake-up Stable Time ..... 49
3.12.6 Summary of Operating Mode ..... 50
3.13 Reset Process ..... 50
4. Instruction Set ..... 52
5. Configuration Words ..... 68
6. Electrical Characteristics ..... 69
6.1 Absolute Maximum Rating ..... 69
6.2 DC Characteristics ..... 69
6.3 Characteristic Graph ..... 71
6.3.1 Frequency vs. $V_{D D}$ of I_HRC ..... 71
6.3.2 Frequency vs. Temperature of I_HRC ..... 71
6.3.3 Frequency vs. $V_{D D}$ of I_LRC ..... 72
6.3.4 Frequency vs. Temperature of I_LRC ..... 72
6.4 Recommended Operating Voltage ..... 72
6.5 LVR vs. Temperature ..... 73
7. Die Pad Diagram ..... 73
8. Package Dimension- ..... 74
8.1 14-Pin Plastic SOP (150 mil) ..... 74
8.2 14-Pin Plastic DIP (300 mil) ..... 74
9. Ordering Information ..... 74

## 1．概述

NY8A053B是以EPROM作為記憶體的 8 位元微控制器，專為家電或量測等等的I／O應用設計。採用CMOS製程並同時提供客戶低成本，高性能，及高抗電磁干擾等顯著優勢。NY8A053B核心建立在RISC精簡指令集架構可以很容易地做編輯和控制，共有 55 條指令。除了少數指令需要 2 個時序，大多數指令都是 1 個時序即能完成，可以讓使用者輕鬆地以程式控制完成不同的應用。因此非常適合各種中低記憶容量但又複雜的應用。

在I／O的資源方面，NY8A053B有 12 根彈性的雙向I／O腳，每個I／O腳都有單獨的暫存器控制為輸入或輸出腳。而且每一個I／O腳位都有附加的程式控制功能如上拉或下拉電阻或開漏極（Open－Drain）輸出。此外針對紅外線搖控的產品方面，NY8A053B內建了可選擇頻率的大電流輸出紅外載波發射口，電流可在 3V供電時達到 340mA。

NY8A053B有兩組計時器，可用系統頻率當作一般的計時的應用或者從外部訊號觸發來計數。另外NY8A053B提供 1組 8 位元解析度的PWM輸出或者蜂鳴器輸出，可用來驅動馬達，LED，或蜂鳴器等等。

NY8A053B採用雙時鐘機制，高速振盪或者低速振盪都可以分別選擇內部RC振盪或外部Crystal輸入。在雙時鐘機制下，NY8A053B可選擇多種工作模式如正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與睡眠模式（Halt mode）可節省電力消耗延長電池壽命。並且微控制器在使用內部RC高速振盪時，低速振盪可以同時使用外部精準的Crystal計時。可以維持高速處理同時又能精準計算真實時間。

在省電的模式下如待機模式（Standby mode）與睡眠模式（Halt mode）中，有多種事件可以觸發中斷喚醒NY8A053B進入正常操作模式（Normal）或 慢速模式（Slow mode）來處理突發事件。

## 1.1 功能

－寬廣的工作電壓：（指令週期為 4 個CPU clock，亦即 4T模式）
$>2.0 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $\leqq 8 \mathrm{MHz}$ 。
＞ $2.2 \mathrm{~V} \sim 5.5 \mathrm{~V}$＠系統頻率 $>8 \mathrm{MHz}$ 。

- 萈廣的工作温度：$-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ 。
- 超過 $\pm 8 K V$ 的 $E S D$ 。
- 雜訊過濾功能（Noise Filter）打開時可容忍超過 $\pm 4 \mathrm{KV}$ 的EFT。（操作電壓＠5V）
- $1 K \times 14$ bits EPROM 。
- 64 bytes SRAM 。
- 12 根可分別單獨控制輸入輸出方向的I／O腳（GPIO），PA［3：0］，PB［7：0］。
- $P A[3: 0]$ 及 $P B[3: 0]$ 可選擇輸入時使用內建下拉電阻。
- PB［7：4］及PB［2：0］可選擇上拉電阻或開漏極輸出（Open－Drain）。
- PB［3］可選擇當作輸入或開漏極輸出（Open－Drain）。
- 8 層程式堆棧（Stack）。
- 存取資料有直接或間接定址模式。
- 一組 8 位元上數計時器（Timer0）包含可程式化的頻率預除線路。
- 一組 8 位元下數計時器（Timer1）可選重複載入或連續下數計時。
- 一個 8 位元的脈衝寬度調變輸出（PWM1）。
- 一個蜂鳴器輸出（BZ1）。
- 38／57KHz紅外線載波頻率可供選擇，同時載波之極性也可以根據數據作選擇。
- 大電流輸出紅外線載波發射 $\square$ ，可選一般或 340 mA 灌電流。
- 內建上電復位電路（POR）。
- 內建低壓復位功能（LVR）。
- 內建看門狗計時（WDT），可由程式韎體控制開關。
- 雙時鐘機制，系統可以隨時切換高速振盪或者低速振盪。
$>$ 高速振盪：E＿HXT（超過 6 MHz 外部高速石英振盪）
E＿XT（455K～6MHz外部石英振盪）
I＿HRC（1～20MHz內部高速RC振盪）
＞低速振盪：E＿LXT（32KHz外部低速石英振盪）
I＿LRC（內部 32KHz低速RC振盪）
－四種工作模式可隨系統需求調整電流消耗：正常模式（Normal），慢速模式（Slow mode），待機模式（Standby mode）與 睡眠模式（Halt mode）。
－五種硬體中斷：
$>$ TimerO 溢位中斷。
＞Timer1 借位中斷。
＞WDT 中斷。
＞PB 輸入狀態改變中斷。
$>$ 外部中斷輸入。
－NY8A053B在待機模式（Standby mode）下的五種喚醒中斷：
＞TimerO 溢位中斷。
$>$ Timer1 借位中斷。
＞WDT 中斷。
＞PB 輸入狀態改變中斷。
＞外部中斷輸入。
－NY8A053B在睡眠模式（Halt mode）下的三種喚醒中斷：
$>$ WDT 中斷。
＞PB 輸入狀態改變中斷。
$>$ 外部中斷輸入。


## 1. General Description

NY8A053B is an EPROM based 8-bit MCU tailored for I/O based applications like home appliances or meter equipment. NY8A053B adopts advanced CMOS technology to provide customers remarkable solution with low cost, high performance and high noise immunity benefits. RISC architecture is applied to NY8A053B and it provides 55 instructions. All instructions are executed in single instruction cycle except program branch and skip instructions which will take two instruction cycles. Therefore, NY8A053B is very suitable for those applications that are sophisticated but compact program size is required.

As NY8A053B address I/O type applications, it can provide 12 I/O pins for applications which require abundant input and output functionality. Moreover, each I/O pin may have additional features, like Pull-High/Pull-Low resistor and open-drain output type through programming. Moreover, NY8A053B has built-in large infrared (IR) carrier generator (340mA@3V) with selectable IR carrier frequency and polarity for applications which demand remote control feature.

NY8A053B also provides 2 sets of timers which can be used as regular timer based on system oscillation or event counter with external trigger clock. Moreover, NY8A053B provides 1 set of 8-bit resolution Pulse Width Modulation (PWM) output and buzzer output in order to drive motor/LED and buzzer.

NY8A053B employs dual-clock oscillation mechanism, either high oscillation or low oscillation can be derived from internal resistor/capacitor oscillator or external crystal oscillator. Moreover, based on dual-clock mechanism, NY8A053B provides kinds of operation mode like Normal mode, Slow mode, Standby mode and Halt mode in order to save power consumption and lengthen battery operation life. Moreover, it is possible to use internal high-frequency oscillator as CPU operating clock source and external 32 KHz crystal oscillator as timer clock input, so as to accurate count real time and maintain CPU working power.

While NY8A053B operates in Standby mode and Halt mode, kinds of event will issue interrupt requests and can wake-up NY8A053B to enter Normal mode and Slow mode in order to process urgent events.

### 1.1 Features

- Wide operating voltage range: (@ 4 CPU clock per instruction, i.e. 4T mode)
$>2.0 \mathrm{~V} \sim 5.5 \mathrm{~V} @$ system clock $\leqq 8 \mathrm{MHz}$.
$>2.2 \mathrm{~V} \sim 5.5 \mathrm{~V} @$ system clock $>8 \mathrm{MHz}$.
- Wide operating temperature: $-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$.
- High ESD over $\pm 8 \mathrm{KV}$.
- High EFT over $\pm 4 \mathrm{KV}$ with Noise Filter Enable. (Operating voltage @5V)
- $1 \mathrm{~K} \times 14$ bits EPROM.
- 64 bytes SRAM.
- 12 general purpose I/O pins (GPIO), PA[3:0], PB[7:0], with independent direction control.
- $\mathrm{PA}[3: 0]$ and $\mathrm{PB}[3: 0]$ have features of Pull-Low resistor for input pin.
- $\mathrm{PB}[7: 4]$ and $\mathrm{PB}[2: 0]$ have features of Pull-High resistor, and open-drain output.
- $\mathrm{PB}[3]$ have feature of input or open-drain output.
- 8-level hardware Stack.
- Direct and indirect addressing modes for data access.
- One 8-bit up-count timer (Timer0) with programmable prescaler.
- One 8-bit reload or continuous down-count timers (Timer1).
- One 8-bit resolution PWM (PWM1) output.
- One buzzer (BZ1) output.
- Selectable 38/57KHz IR carrier frequency and high/low polarity according to data value.
- IR carrier sink current can be normal sink current or 340mA large sink current.
- Built-in Power-On Reset (POR).
- Built-in Low-Voltage Reset (LVR).
- Built-in Watch-Dog Timer (WDT) enabled/disabled by firmware control.
- Dual-clock oscillation: System clock can switch between high oscillation and low oscillation.
$>$ High oscillation: E_HXT (External High Crystal Oscillator, above 6MHz)
E_XT (External Crystal Oscillator, 455K~6MHz)
I_HRC (Internal High Resistor/Capacitor Oscillator ranging from 1M~20MHz)
> Low oscillation: E_LXT (External Low Crystal Oscillator, about 32KHz)
I_LRC (Internal 32KHz oscillator)
- Four kinds of operation mode to reduce system power consumption:
$>$ Normal mode, Slow mode, Standby mode and Halt mode.
- Five hardware interrupt events:
> TimerO overflow interrupt.
> Timer1 underflow interrupt.
> WDT timeout interrupt.
> PB input change interrupt.
> External interrupt.
- Five interrupt events to wake-up NY8A053B from Standby mode:
> TimerO overflow interrupt.
> Timer1 underflow interrupt.
> WDT timeout interrupt.
$>$ PB input change interrupt.
$>$ External interrupt.
- Three interrupt events to wake-up NY8A053B from Halt mode:
$>$ WDT timeout interrupt.
$>$ PB input change interrupt.
> External interrupt.


### 1.2 Block Diagram



### 1.3 Pin Assignment

NY8A053B provides two kinds of package type which are SOP and DIP.


Figure 1 Package pin assignment

### 1.4 Pin Description

| Pin Name | I/O | Description |
| :---: | :---: | :--- |
| PAO ~ PA3 | I/O | Bidirectional I/O pins. |
| PB0/ INT/ SDI | I/O | PB0 is a bidirectional I/O pin. <br> PBO is input pin of external interrupt when EIS=1 \& INTIE=1. <br> PB0 can be programming pad SDI. |
| PB1/ IR/ SDO | I/O | PB1 is a bidirectional I/O pin. <br> If IR mode is enabled, this pin is IR carrier output with normal or large sink current. <br> PB1 can be programming pad SDO. |
| PB2/ EX_CKI/ <br> PWM1/ BZ1/ SCK | I/O | PB2 is a bidirectional I/O pin. <br> It also can be timer clock source EX_CKI. <br> PB2 can be programming pad SCK. <br> PB2 is output of PWM signal by configuration words. <br> PB2 is output of Buzzer signal by configuration words. <br> PWM has higher priority over Buzzer functions. |
| PB3/ RSTb/ VPP | I/O | PB3 is an input pin or open-drain output pin. <br> It can be reset pin RSTb. If RSTb pin is low, it will reset NY8A053B. <br> If this pin is more than 8.5V, it also can make NY8A053B enter EPROM <br> programming mode. |
| PB4/ Xout | I/O | PB4 is a bidirectional I/O pin if I_HRC and I_LRC are adopted. PB4 also can be <br> output of instruction clock. <br> PB4 is output of external crystal if E_HXT, E_XT or E_LXT is adopted. |
| PB5/ Xin | I/O | PB5 is a bidirectional I/O pin if I_HRC and I_LRC are adopted. <br> PB5 is input of external crystal if E_HXT, E_XT or E_LXT is adopted. |
| PB6/ PWM1 | I/O | PB6 is a bidirectional I/O pin. <br> PB6 is output of PWM signal by configuration words. |
| PB7/ BZ1 | I/O | PB7 is a bidirectional I/O pin. <br> PB7 is output of Buzzer signal by configuration words. |
| VDD | - | Positive power supply. |
| VSS | - | Ground |

## 2. Memory Organization

NY8A053B memory is divided into two categories: one is program memory and the other is data memory.

### 2.1 Program Memory

The program memory space of NY8A053B is 1 K words. Therefore, the Program Counter (PC) is 10 -bit wide in order to address any location of program memory.

Some locations of program memory are reserved as interrupt entrance. Power-On Reset vector is located at $0 \times 000$. Software interrupt vector is located at 0x001. Internal and external hardware interrupt vector is located at $0 \times 008$. Reserved vector is located at $0 \times 00 E \& 0 \times 00 F$

NY8A053B provides instruction CALL, GOTOA, CALLA to address 256 location of program space. NY8A053B provides instruction GOTO to address 512 location of program space. NY8A053B also provides instructions LCALL and LGOTO to address any location of program space.

When a call or interrupt is happening, next ROM address is written to top of the stack, when RET, RETIA or RETIE instruction is executed, the top of stack data is read and load to PC.

NY8A053B program ROM address 0x00E~0x00F and 0x3FE~0x3FF are reserved space, if user tries to write code in these addresses will get unexpected false functions.


Figure 2 Program Memory Address Mapping

### 2.2 Data Memory

According to instructions used to access data memory, the data memory can be divided into three kinds of categories: one is R-page Special-function Register (SFR) + General Purpose Register (GPR), another is F-page SFR and the other is S-page SFR. GPR are made of SRAM and user can use them to store variables or intermediate results.

R-page data memory is divided into 4 banks and can be accessed directly or indirectly through a SFR register which is File Select Register (FSR). FSR[7:6] are used as Bank register BK[1:0] to select one bank out of the 4 banks.

R-page register can be divided into addressing mode: direct addressing mode and indirect addressing mode.
The indirect addressing mode of data memory access is described in the following graph. This indirect addressing mode is implied by accessing register INDF. The bank selection is determined by FSR[7:6] and the location selection is from FSR[5:0].


Figure 3 Indirect Addressing Mode of Data Memory Access

The direct addressing mode of data memory access is described below. The bank selection is determined by FSR[7:6] and the location selection is from instruction op-code[5:0] immediately.


Figure 4 Direct Addressing Mode of Data Memory Access

R-page SFR can be accessed by general instructions like arithmetic instructions and data movement instructions. The R-page SFR occupies address from $0 x 0$ to $0 x F$ of Bank 0 . However, the same address range of Bank 1, Bank 2 and Bank 3 are mapped back to Bank 0. In other words, R-page SFR physically existed at Bank 0. The GPR physically occupy address from $0 \times 10$ to $0 \times 3 F$ of Bank 0 and $0 \times 10$ to $0 \times 1 F$ of Bank 1. Other banks in address from $0 \times 10$ to $0 \times 3 F$ are mapped back as the Table 1 shows.

The NY8A053B register name and address mapping of R-page SFR are described in the following table.


Table 1 R-page SFR Address Mapping

F-page SFR can be accessed only by instructions IOST and IOSTR. S-page SFR can be accessed only by instructions SFUN and SFUNR. FSR[7:6] bank select bits are ignored while F-page and S-page register is accessed. The register name and address mapping of F-page and S-page are depicted in the following table.

| Address | FFR Category | F-page SFR |
| :---: | :---: | :---: |
| $0 \times 0$ | - | S-page SFR |
| $0 \times 1$ | - | TMR1 |
| $0 \times 2$ | - | T1CR1 |
| $0 \times 3$ | - | P1CR2 |
| $0 \times 4$ | IOSTA | BZ1CR |
| $0 \times 5$ | IOSTB | IRCR |
| $0 \times 6$ | - | TBHP |
| $0 \times 7$ | - | TBHD |
| $0 \times 8$ | PS0CV | - |
| $0 \times 9$ | - | - |
| $0 \times A$ | BODCON | - |
| $0 \times B$ | - | - |
| $0 \times C$ | PCON1 | OSCCR |
| $0 \times D$ |  | - |
| $0 \times E$ |  | - |
| $0 \times F$ |  | - |

Table 2 F-page and S-page SFR Address Mapping

## 3. Function Description

This chapter will describe the detailed operations of NY8A053B.

### 3.1 R-page Special Function Register

### 3.1.1 INDF (Indirect Addressing Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INDF | R | 0x0 | INDF[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | xxxxxxxx |  |  |  |  |  |  |  |

The register INDF is not physically existed and it is used as indirect addressing mode. Any instruction accessing INDF actually accesses the register pointed by register FSR

### 3.1.2 TMR0 (Timer0 Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR0 | R | $0 \times 1$ | TMR0[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | xxxxxxxx |  |  |  |  |  |  |  |

When read the register TMRO, it actually read the current running value of Timer0.
Write the register TMRO will change the current value of Timer0.
TimerO clock source can be from instruction clock Finst, or from external pin EX_CKI, or from Low Oscillator Frequency according to TOMD and configuration word setting.

### 3.1.3 PCL (Low Byte of PC[9:0])

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCL | R | 0x2 | PCL[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | $0 \times 00$ |  |  |  |  |  |  |  |

The register PCL is the least significant byte (LSB) of 10 -bit PC. PCL will be increased by one after one instruction is executed except some instructions which will change PC directly. The high byte of PC, i.e. $\mathrm{PC}[9: 8]$, is not directly accessible. Update of $\mathrm{PC}[9: 8]$ must be done through register PCHBUF.

For GOTO instruction, $\mathrm{PC}[8: 0]$ is from instruction word and $\mathrm{PC}[9]$ is loaded from PCHBUF[1]. For CALL instruction, $\mathrm{PC}[7: 0]$ is from instruction word and $\mathrm{PC}[9: 8]$ is loaded from PCHBUF[1:0]. Moreover the next PC address, i.e. PC+1, will push onto top of Stack. For LGOTO instruction, PC[9:0] is from instruction word.

For LCALL instruction, PC[9:0] is from instruction word. Moreover the next PC address, i.e. PC+1, will push onto top of Stack.

### 3.1.4 STATUS (Status Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATUS | R | $0 \times 3$ | GP7 | GP6 | GP5 | ITO | /PD | Z | DC | C |
| R/W Property |  | R/W | R/W | R/W | R/W $* 2)$ | R/W $/ * 1)$ | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | 0 | 1 | 1 | $X$ | $X$ | $X$ |  |

The register STATUS contains result of arithmetic instructions and reasons to cause reset.

## C: Carry/Borrow bit

C=1, carry is occurred for addition instruction or borrow is not occurred for subtraction instruction.
$\mathrm{C}=0$, carry is not occurred for addition instruction or borrow is occurred for subtraction instruction.
DC: Half Carry/half Borrow bit
DC=1, carry from the 4th LSB is occurred for addition instruction or borrow from the 4th LSB is not occurred for subtraction instruction.
$D C=0$, carry from the 4 th LSB is not occurred for addition instruction or borrow from the 4th LSB is occurred for subtraction instruction.

Z: Zero bit
$Z=1$, result of logical operation is zero.
$Z=0$, result of logical operation is not zero.
IPD: Power down flag bit /PD=1, after power-up or after instruction CLRWDT is executed. $/ P D=0$, after instruction SLEEP is executed.

ITO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
GP7, GP6, GP5: General purpose read/write register bit.
(*1) can be cleared by sleep instruction.
(*2) can be set by clrwdt instruction.

### 3.1.5 FSR (Register File Selection Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSR | R | 0x4 | BK[1:0] |  | FSR[5:0] |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | 0 | 0 | X | X | X | x | X | X |

FSR[5:0]: Select one register out of 64 registers of specific Bank.
BK[1:0]: Bank register used to select one specific bank of data memory. $\mathrm{BK}[1: 0]=00 \mathrm{~b}$, Bank 0 is selected. $B K[1: 0]=01 \mathrm{~b}$, Bank 1 is selected. $B K[1: 0]=10 \mathrm{~b}$, Bank 2 is selected. $B K[1: 0]=11 \mathrm{~b}$, Bank 3 is selected.

### 3.1.6 PortA (PortA Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortA | R | 0x5 | GP7 | GP6 | GP5 | GP4 | PA3 | PA2 | PA1 | PAO |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | Data latch value is $x x x x$, read value is $x x x x$ port value(PA3~PA0) |  |  |  |  |  |  |  |

While reading PortA, it will get the status of pins of PA regardless that pin is configured as input or output pin. While writing to PortA, data is written to PA's data latch.

GP7 ~ GP4: general register.

### 3.1.7 PortB (PortB Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PortB | R | 0x6 | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | Data latch value is $x x x x x x x x$, read value is $x x x x x x x x$ port value(PB7~PB0) |  |  |  |  |  |  |  |

While reading PortB, it will get the status of pins of PB regardless that pin is configured as input or output pin. While writing to PortB, data is written to PB's data latch.

### 3.1.8 PCON (Power Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON | R | 0x8 | WDTEN | EIS | GP5 | GP4 | LVREN | GP2 | GP1 | GP0 |
| RW Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  |

GP4~0: General read/write register bits.
LVREN: Enable/disable LVR.
LVREN=1, enable LVR.
LVREN=0, disable LVR.
EIS: External interrupt select bit
EIS=1, PBO is external interrupt.
EIS=0, PBO is GPIO.
WDTEN: Enable/disable WDT.
WDTEN=1, enable WDT.
WDTEN=0, disable WDT.

### 3.1.9 BWUCON (PortB Wake-up Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BWUCON | R | 0x9 | WUPB7 | WUPB6 | WUPB5 | WUPB4 | WUPB3 | WUPB2 | WUPB1 | WUPB0 |
| R/W Property |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

WUPBx: Enable/disable PBx wake-up function, $0 \leq \mathrm{x} \leq 7$.
WUPBx=1, enable $P B x$ wake-up function.
WUPBx=0, disable PBx wake-up function.

### 3.1.10 PCHBUF (High Byte of PC)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCHBUF | R | 0xA | - | XSPD_STP | - | - | - | GP5 | PCHBUF[1:0] |  |
| R/W Property |  | - | W | - | - | - | R/W |  |  |  |
| Initial Value |  | X | 0 | X | X | X |  | 000 |  |  |

PCHBUF[1:0]: Buffer of the $9^{\text {th }}$ bit, $8^{\text {th }}$ bit of PC.
GP5: General read/write register bit.
XSPD_STP: Write 1 to stop crystal 32.768 K speed-up function, write-only.

### 3.1.11 ABPLCON (PortA/PortB Pull-Low Resistor Control Register)

| Name | SFR <br> Type | Addr | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ABPLCON | R | 0xB | $\begin{gathered} \text { /PLPB } \\ 3 \end{gathered}$ | $\begin{gathered} \text { /PLPB } \\ 2 \end{gathered}$ | $\begin{gathered} \text { /PLPB } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { /PLPB } \\ 0 \end{gathered}$ | $\begin{gathered} \text { /PLPA } \\ 3 \end{gathered}$ | $\begin{gathered} \text { /PLPA } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { /PLPA } \\ 1 \\ \hline \end{gathered}$ | $\begin{gathered} \text { /PLPA } \\ 0 \end{gathered}$ |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

IPLPAx: Disable/enable PAx Pull-Low resistor, $0 \leq x \leq 3$.
/PLPAx=1, disable PAx Pull-Low resistor.
/PLPAx=0, enable PAx Pull-Low resistor.
/PLPBx: Disable/enable PBx Pull-Low resistor, $0 \leq x \leq 3$.
/PLPBx=1, disable PBx Pull-Low resistor.
$/ P L P B x=0$, enable $\operatorname{PBx}$ Pull-Low resistor.

### 3.1.12 BPHCON (PortB Pull-High Resistor Control Register)

| Name | SFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BPHCON | R | 0xC | /PHPB7 | /PHPB6 | $/$ PHPB5 <br> $(* 1)$ | $/$ PHPB4 <br> $(* 1)$ | GP3 | /PHPB2 | /PHPB1 | /PHPB0 |  |  |  |  |  |  |
| R/W Property |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |

/PHPBx: Disable/enable PBx Pull-High resistor, $0 \leq x \leq 7$.
/PHPBx=1, disable PBx Pull-High resistor.
/PHPBx=0, enable PBx Pull-High resistor.
GP3: General read/write register bit.
Note: When PB4 and PB5 are used as crystal oscillator pads, the Pull-High resistor should not be enabled, or the oscillation may fail.

### 3.1.13 INTE (Interrupt Enable Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTE | R | 0xE | - | WDTIE | - | - | T1IE | INTIE | PBIE | TOIE |
| R/W Property |  |  | - | R/W | - | - | R/W | R/W | R/W | R/W |
| Initial Value |  | X | 0 | $X$ | $X$ | 0 | 0 | 0 | 0 |  |

TOIE: TimerO overflow interrupt enable bit.
TOIE=1, enable Timer0 overflow interrupt.
TOIE=0, disable TimerO overflow interrupt.
PBIE: PortB input change interrupt enable bit.
PBIE=1, enable PortB input change interrupt.
PBIE=0, disable PortB input change interrupt.
INTIE: External interrupt enable bit.
INTIE=1, enable external interrupt.
INTIE=0, disable external interrupt.
T1IE: Timer1 underflow interrupt enable bit.
T1IE=1, enable Timer1 underflow interrupt.
T1IE=0, disable Timer1 underflow interrupt.
WDTIE: WDT timeout interrupt enable bit.
WDTIE=1, enable WDT timeout interrupt.
WDTIE=0, disable WDT timeout interrupt.

NY8A053B

### 3.1.14 INTF (Interrupt Flag Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTF | R | 0xF | - | WDTIF | - | - | T1IF | INTIF | PBIF | ToIF |
| R/W Property |  |  | - | R/W | - | - | R/W | R/W | R/W | R/W |
| Initial Value(note*) |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

TOIF: Timer0 overflow interrupt flag bit.
TOIF=1, Timer0 overflow interrupt is occurred.
TOIF must be clear by firmware.
PBIF: PortB input change interrupt flag bit.
PBIF=1, PortB input change interrupt is occurred.
PBIF must be clear by firmware.
INTIF: External interrupt flag bit.
INTIF=1, external interrupt is occurred.
INTIF must be clear by firmware.
T1IF: Timer1 underflow interrupt flag bit.
T1IF=1, Timer1 underflow interrupt is occurred.
T1IF must be clear by firmware.
WDTIF: WDT timeout interrupt flag bit.
WDTIF=1, WDT timeout interrupt is occurred.
WDTIF must be clear by firmware.
Note: When corresponding INTE bit is not enabled, the read interrupt flag is 0 .

### 3.2 TOMD Register

TOMD is a readable/writeable register which is only accessed by instruction TOMD / TOMDR.

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TOMD | - | - | LCKTM0 | INTEDG | TOCS | TOCE | PSOWDT | PSOSEL[2:0] |  |  |  |  |  |  |  |  |  |
| R/W Property |  |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value(note*) |  | 0 | 0 | 1 | 1 | 1 | 111 |  |  |  |  |  |  |  |  |  |  |

PSOSEL[2:0]: Prescaler0 dividing rate selection. The rate depends on Prescaler0 is assigned to Timer0 or WDT. When Prescaler0 is assigned to WDT, the dividing rate is dependent on which timeout mechanism is selected.

| PSOSEL[2:0] | Dividing Rate |  |  |
| :---: | :---: | :---: | :---: |
|  | PSOWDT=0 <br> (Timer0) | PSOWDT=1 <br> (WDT Reset) | PSOWDT=1 <br> (WDT Interrupt) |
| 000 | $1: 2$ | $1: 1$ | $1: 2$ |
| 001 | $1: 4$ | $1: 2$ | $1: 4$ |
| 010 | $1: 8$ | $1: 4$ | $1: 8$ |


| 011 | $1: 16$ | $1: 8$ | $1: 16$ |
| :---: | :---: | :---: | :---: |
| 100 | $1: 32$ | $1: 16$ | $1: 32$ |
| 101 | $1: 64$ | $1: 32$ | $1: 64$ |
| 110 | $1: 128$ | $1: 64$ | $1: 128$ |
| 111 | $1: 256$ | $1: 128$ | $1: 256$ |

Table 3 Prescaler0 Dividing Rate
PSOWDT: Prescaler0 assignment.
PSOWDT=1, Prescaler0 is assigned to WDT.
PSOWDT=0, Prescaler0 is assigned to Timer0.
Note: Always set PSOWDT and PSOSEL[2:0] before enabling watchdog or timer interrupt, or reset or interrupt may be falsely triggered.

TOCE: Timer0 external clock edge selection.
TOCE=1, Timer0 will increase one while high-to-low transition occurs on pin EX_CKI.
TOCE=0, Timer0 will increase one while low-to-high transition occurs on pin EX_CKI.
Note: TOCE is also applied to Low Oscillator Frequency as timer0 clock source condition.
TOCS: Timer0 clock source selection.
TOCS=1, External clock on pin EX_CKI or Low Oscillator Frequency (I_LRC or E_LXT) is selected. TOCS $=0$, Instruction clock $F_{\text {INST }}$ is selected.

INTEDG: Edge selection of external interrupt.
INTEDG=1, INTIF will be set while rising edge occurs on pin PB0.
INTEDG=0, INTIF will be set while falling edge occurs on pin PBO.
LCKTM0: When TOCS=1, timer 0 clock source can be optionally selected to be low-frequency oscillator. TOCS $=0$, Instruction clock $\mathrm{F}_{\text {INST }}$ is selected as timer0 clock source.

TOCS=1, LCKTM0=0, external clock on pin EX_CKI is selected as timer0 clock source.
TOCS=1, LCKTM0=1, Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word Low Oscillator Frequency) output replaces pin EX_CKI as timerO clock source.

Note: For more detail descriptions of timer0 clock source select, please see timer0 section.

### 3.3 F-page Special Function Register

### 3.3.1 IOSTA (PortA I/O Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOSTA | F | $0 \times 5$ | - | - | - | - | IOPA3 | IOPA2 | IOPA1 | IOPA0 |
| R/W Property |  | - | - | - | - | R/W | R/W | R/W | R/W |  |
| Initial Value |  | $\times$ | $\times$ | $\times$ | $\times$ | 1 | 1 | 1 | 1 |  |

IOPAx: PAx I/O mode selection, $0 \leq x \leq 3$.

IOPAx=1, PAx is input mode.
$I O P A x=0, P A x$ is output mode.

### 3.3.2 IOSTB (PortB I/O Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOSTB | F | $0 \times 6$ | IOPB7 | IOPB6 | IOPB5 | IOPB4 | IOPB3 | IOPB2 | IOPB1 | IOPB0 |
| R/W Property |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |

IOPBx: PBx I/O mode selection, $0 \leq x \leq 7$.
$I O P B x=1, P B x$ is input mode.
$I O P B x=0, P B x$ is output mode.

### 3.3.3 PSOCV (Prescaler0 Counter Value Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PSOCV | F | 0xA | PS0CV[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R |  |  |  |  |  |  |  |
| Initial Value |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

While reading PSOCV, it will get current value of Prescaler0 counter.

### 3.3.4 BODCON (PortB Open-Drain Control Register)

| NameSFR <br> Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BODCON | F | 0xC | ODPB7 | ODPB6 | ODPB5 | ODPB4 | GP3 | ODPB2 | ODPB1 | ODPB0 |  |  |  |  |  |  |
| R/W Property |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |

ODPBx: Enable/disable open-drain of $\mathrm{PBx}, 0 \leq \mathrm{x} \leq 7$.
ODPBx=1, enable open-drain of $P B x$.
ODPBx=0, disable open-drain of PBx .
GP3: General purpose register bit.

### 3.3.5 PCON1 (Power Control Register1)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PCON1 | F | 0xF | GIE | - | GP5 | GP4 | GP3 | GP2 | GP1 | TOEN |
| R/W Property |  | R/W(1*) | - | R/W | R/W | R/W | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |

TOEN: Enable/disable Timero.

TOEN=1, enable Timer0.
TOEN=0, disable Timer0.
GIE: Global interrupt enable bit.
GIE=1, enable all unmasked interrupts.
GIE=0, disable all interrupts.
GP1~5: General purpose read/write register.
(1*) : set by instruction ENI, clear by instruction DISI, read by instruction IOSTR.

### 3.4 S-page Special Function Register

### 3.4.1 TMR1 (Timer1 Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR1 | S | 0x0 | TMR1[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R/W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

When reading register TMR1, it will obtain current value of 8-bit down-count Timer1. When writing register TMR1, it will both write data to timer1 reload register and update Timer1 current content.

### 3.4.2 T1CR1 (Timer1 Control Register1)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1CR1 | S | 0x1 | PWM1OEN | PWM1OAL | - | - | - | T1OS | T1RL | T1EN |
| R/W Property |  | W | W | - | - | - | R/W | R/W | R/W |  |
| Initial Value |  | 0 | 0 | X | X | X | 0 | 0 | 0 |  |

This register is used to configure Timer1 functionality.
T1EN: Enable/disable Timer1.
T1EN=1, enable Timer1.
T1EN=0, disable Timer1.
T1RL: Configure Timer1 down-count mechanism while Non-Stop mode is selected (T1OS=0).
T1RL=1, initial value is reloaded from reload register TMR1.
T1RL=0, continuous down-count from 0xFF when underflow is occurred.
T10S: Configure Timer1 operating mode while underflow is reached.
T1OS=1, One-Shot mode. Timer1 will count once from the initial value to 0x00.
T1OS=0, Non-Stop mode. Timer1 will keep down-count after underflow.

| T10S | T1RL | Timer1 Down-Count Functionality |
| :---: | :---: | :--- |
| 0 | 0 | Timer1 will count from reload value down to 0x00. <br> When underflow is reached, 0xFF is reloaded and continues down-count. |
| 0 | 1 | Timer1 will count from reload value down to 0x00. <br> When underflow is reached, reload value is reloaded and continues to down-count. |
| 1 | $x$ | Timer1 will count from initial value down to 0x00. <br> When underflow is reached, Timer1 will stop down-count. |

Table 4 Timer1 Functionality
PWM1OAL: Define PWM1 output active state.
PWM1OAL=1, PWM1 output is active low.
$P W M 1 O A L=0$, PWM1 output is active high.
PWM1OEN: Enable/disable PWM1 output.
PWM1OEN=1, PWM1 output will be present on PB6.
PWM1OEN=0, PB6 is GPIO.

### 3.4.3 T1CR2 (Timer1 Control Register2)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| T1CR2 | S | 0x2 | - | - | T1CS | T1CE | /PS1EN | PS1SEL[2:0] |  |  |
| R/W Property |  |  | - | - | R/W | R/W | R/W | R/W | R/W | R/W |
| Initial Value |  |  | X | X | 1 | 1 | 1 | 1 | 1 | 1 |

This register is used to configure Timer1 functionality.
PS1SEL[2:0]: Prescaler1 dividing rate selection.

| PS1SEL[2:0] | Dividing Rate |
| :---: | :---: |
| 000 | $1: 2$ |
| 001 | $1: 4$ |
| 010 | $1: 8$ |
| 011 | $1: 16$ |
| 100 | $1: 32$ |
| 101 | $1: 128$ |
| 110 | $1: 256$ |

Table 5 Prescaler1 Dividing Rate
Note: Always set PS1SEL[2:0] at /PS1EN=1, or interrupt may be falsely triggered.

IPS1EN: Disable/enable Prescaler1.
/PS1EN=1, disable Prescaler1.
/PS1EN=0, enable Prescaler1.
T1CE: Timer1 external clock edge selection.
T1CE=1, Timer1 will decrease one while high-to-low transition occurs on pin EX_CKI.
T1CE=0, Timer1 will decrease one while low-to-high transition occurs on pin EX_CKI.
T1CS: Timer1 clock source selection.
T1CS=1, External clock on pin EX_CKI is selected.
T1CS=0, Instruction clock is selected.

### 3.4.4 PWM1DUTY (PWM1 Duty Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWM1DUTY | S | $0 \times 3$ |  |  |  | WM1 | TY[7: |  |  |  |
| R/W Property |  |  | W |  |  |  |  |  |  |  |
| Initial Value |  |  | XXXXXXXX |  |  |  |  |  |  |  |

This register is write-only. After Timer1 is enabled and start down-count, PWM1 output will keep at inactive state. While Timer1 value is equal to PWM1DUTY, PWM1 output will become active state until underflow is occurred.

Moreover, the reload value of Timer1 stored on register TMR1 is used to define the PWM1 frame rate and register PWM1DUTY is used to define the duty cycle of PWM1.

### 3.4.5 PS1CV (Prescaler1 Counter Value Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PS1CV | S | 0x4 | PS1CV[7:0] |  |  |  |  |  |  |  |
| R/W Property |  |  | R |  |  |  |  |  |  |  |
| Initial Value |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

While reading PS1CV, it will get current value of Prescaler1 counter.

### 3.4.6 BZ1CR (Buzzer1 Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ1CR | S | 0x5 | BZ1EN | - | - | - | BZ1FSEL[3:0] |  |  |  |
| R/W Property |  |  | W | - | - | - | W |  |  |  |
| Initial Value |  |  | 0 | X | X | X | 1 | 1 | 1 | 1 |

[^1]| BZ1FSEL[3:0] | BZ1 Frequency Selection |  |
| :---: | :---: | :---: |
|  | Clock Source | Dividing Rate |
| 0000 | Prescaler1 output | 1:2 |
| 0001 |  | 1:4 |
| 0010 |  | 1:8 |
| 0011 |  | 1:16 |
| 0100 |  | 1:32 |
| 0101 |  | 1:64 |
| 0110 |  | 1:128 |
| 0111 |  | 1:256 |
| 1000 | Timer1 output | Timer1 bit 0 |
| 1001 |  | Timer1 bit 1 |
| 1010 |  | Timer1 bit 2 |
| 1011 |  | Timer1 bit 3 |
| 1100 |  | Timer1 bit 4 |
| 1101 |  | Timer1 bit 5 |
| 1110 |  | Timer1 bit 6 |
| 1111 |  | Timer1 bit 7 |

Table 6 Buzzer1 Output Frequency Selection
BZ1EN: Enable/Disable BZ1 output.
BZ1EN=1, enable Buzzer1.
BZ1EN=0, disable Buzzer1.

### 3.4.7 IRCR (IR Control Register)

| Name | SFR Type | Addr. | Bit7 | $\begin{gathered} \hline \text { Bit } \\ 6 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 5 \end{gathered}$ | $\begin{gathered} \hline \mathrm{Bit} \\ 4 \end{gathered}$ | $\begin{gathered} \text { Bit } \\ 3 \end{gathered}$ | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRCR | S | $0 \times 6$ | IROSC358M | - | - | - | - | IRCSEL | IRF57K | IREN |
| R/W Property |  |  | W | - | - | - | - | W | W | W |
| Initial Value |  |  | 0 | X | X | X | X | 0 | 0 | 0 |

IREN: Enable/Disable IR carrier output.
IREN=1, enable IR carrier output.
IREN=0, disable IR carrier output.
IRF57K: Selection of IR carrier frequency. IRF57K=1, IR carrier frequency is 57 KHz . IRF57K=0, IR carrier frequency is 38 KHz .

IRCSEL: Polarity selection of IR carrier.
IRCSEL=0, IR carrier will be generated when I/O pin data is 1.

IRCSEL=1, IR carrier will be generated when I/O pin data is 0 .
IROSC358M: When external crystal is used, this bit is determined according to what kind of crystal is used.
This bit is ignored if internal high frequency oscillation is used.
IROSC358M=1, crystal frequency is 3.58 MHz .
IROSC358M=0, crystal frequency is 455 KHz .
Note:

1. Only high oscillation $\left(F_{H O S C}\right)$ (See section 3.11 ) can be used as IR clock source.
2. Division ratio for different oscillation type.

| OSC. Type | 57 KHz | 38 KHz | Conditions |
| :---: | :---: | :---: | :--- |
| High IRC(4MHz) | 64 | 96 | HIRC mode (the input to IR module is set to 4MHz no matter <br> what system clock is) |
| Xtal 3.58 MHz | 64 | 96 | Xtal mode \& IROSC358M=1 |
| Xtal 455KHz | 8 | 12 | Xtal mode \& IROSC358M=0 |

Table 7 Division ratio for different oscillation type

### 3.4.8 TBHP (Table Access High Byte Address Pointer Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHP | S | $0 \times 7$ | - | - | - | - | - | TBHP2 | TBHP1 | TBHP0 |
| R/W Property |  | - | - | - | - | - | R/W | R/W | R/W |  |
| Initial Value |  | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $X$ | $X$ |  |

When instruction CALLA, GOTOA or TABLEA is executed, the target address is constituted by TBHP[2:0] and ACC. ACC is the Low Byte of PC[9:0] and TBHP[1:0] is the high byte of PC[9:0]. TBHP[2] is general register for NY8A053B.

### 3.4.9 TBHD (Table Access High Byte Data Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBHD | S | $0 \times 8$ | - | - | TBHD5 | TBHD4 | TBHD3 | TBHD2 | TBHD1 | TBHD0 |
| R/W Property |  | - | - | $R$ | $R$ | $R$ | $R$ | $R$ | $R$ |  |
| Initial Value |  | $\times$ | $\times$ | $\times$ | $\times$ | $X$ | $X$ | $X$ | $X$ |  |

When instruction TABLEA is executed, high byte of content of addressed ROM is loaded into TBHD[5:0] register. The Low Byte of content of addressed ROM is loaded to ACC.

### 3.4.10 OSCCR (Oscillation Control Register)

| Name | SFR Type | Addr. | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OSCCR | S | 0xF | - | - | - | - | OPMD[1:0] | STPHOSC | SELHOSC |  |
| R/W Property |  | - | - | - | - | R/W | R/W | R/W |  |  |
| Initial Value |  | $\times$ | $\times$ | $\times$ | $X$ | 00 | 0 | 1 |  |  |

SELHOSC: Selection of system oscillation (Fosc).
SELHOSC=1, $\mathrm{F}_{\text {osc }}$ is high-frequency oscillation ( $\mathrm{F}_{\text {Hosc }}$ ).
SELHOSC=0, $\mathrm{F}_{\text {osc }}$ is low-frequency oscillation ( $\mathrm{F}_{\text {Losc }}$ ).
STPHOSC: Disable/enable high-frequency oscillation ( $\mathrm{F}_{\text {Hosc }}$ ).
STPHOSC=1, $\mathrm{F}_{\text {Hosc }}$ will stop oscillation and be disabled.
STPHOSC=0, $\mathrm{F}_{\text {ноsc }}$ keep oscillation.
OPMD[1:0]: Selection of operating mode.

| OPMD[1:0] | Operating Mode |
| :---: | :---: |
| 00 | Normal mode |
| 01 | Halt mode |
| 10 | Standby mode |
| 11 | reserved |

Table 8 Selection of Operating Mode by OPMD[1:0]
Note: STPHOSC cannot be changed with SELHOSC or OPMD at the same time. STPHOSC cannot be changed with OPMD at the same time during SELHOSC=1.

### 3.5 I/O Port

NY8A053B provides 12 I/O pins which are PA[3:0] and PB[7:0]. User can read/write these I/O pins through registers PORTA and PORTB respectively. Each I/O pin has a corresponding register bit to define it is input pin or output pin. Register IOSTA[3:0] define the input/output direction of PA[3:0]. Register IOSTB[7:0] define the input/output direction of $\mathrm{PB}[7: 0]$.

When an I/O pin is configured as input pin, it may have Pull-High resistor or Pull-Low resistor which is enabled or disabled through registers. Register ABPLCON[3:0] are used to enable or disable Pull-Low resistor of PA[3:0]. Register BPHCON[7:0] are used to enable or disable Pull-High resistor of PB[7:4] and PB[2:0]. Register ABPLCON[7:4] are used to enable or disable Pull-Low resistor of PB[3:0].

When an I/O pin is configured as output pin, there is a corresponding and individual register to select as Open-Drain output pin. Register BODCON[7:0] determine $\mathrm{PB}[7: 0]$ is Open-Drain or not. (Except PB[3], which is always in open-drain mode when configured as output port.)

The summary of Pad I/O feature is listed in the table below.

| Feature |  | $\mathrm{PA}[3: 0]$ | $\mathrm{PB}[2: 0]$ | $\mathrm{PB}[3]$ | $\mathrm{PB}[7: 4]$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input | Pull-High Resistor | X | V | X | V |
|  | Pull-Low Resistor | V | V | V | X |
|  | Open-Drain | X | V | always | V |

Table 9 Summary of Pad I/O Feature
The level change on each I/O pin of PB may generate interrupt request. Register BWUCON[7:0] will select which I/O pin of PB may generate this interrupt. As long as any pin of PB is selected by corresponding bit of BWUCON, the register bit PBIF (INTF[1]) will set to 1 if there is a level change occurred on any selected pin. An interrupt request will occur and interrupt service routine will be executed if register bit PBIE (INTE[1]) and GIE (PCON1[7]) are both set to 1 .

There is one external interrupt provided by NY8A053B. When register bit EIS (PCON[6]) is set to 1, PB0 is used as input pin for external interrupt.

Note: When PBO is both set as level change operation and external interrupt, the external interrupt will have higher priority, and the PB0 level change operation will be disabled. But PB7~PB1 level change function are not affected.

NY8A053B can provide IR carrier generation. IR carrier generation is enabled by register bit IREN (IRCR[0]) and carrier will be present on a PB1 pin. Configuration word IR Current determines sink current value of IR carrier. When IR Current=Large, the sink current=340mA, When IR Current=Normal, the sink current=60mA.

PB3 can be used as external reset input determined by a configuration word. When an active-low signal is applied to PB3, it will cause NY8A053B to enter reset process.

When external crystal ( $\mathrm{E}_{-} H X T, \mathrm{E}_{-}$XT or $\mathrm{E}_{-}$LXT) is adopted for high oscillation or low oscillation according to setting of configuration words, PB5 will be used as crystal input pin (Xin) and PB4 will be used as crystal output pin (Xout).

When I_HRC or I_LRC mode is selected as system oscillation and E_HXT, E_XT or E_LXT is not adopted, instruction clock is observable on PB4 if a configuration word is enabled.

Moreover, PB2 can be timer 0 external clock source EX_CKI if TOMD TOCS=1 and LCK_TM0=0. PB2 can be timer 1 external clock source if T1CS=1.

Moreover, PB6 can be PWM output and PB7 can be Buzzer output. If T1CR1[7] PWM1OEN=1, PB6 can be PWM output. And if BZ1CR[7] BZ1EN=1, PB7 can be Buzzer output.

### 3.5.1 Block Diagram of IO Pins

IO_SEL: set pad input or output
WRITE_EN: write data to pad.
READ_EN: read pad.
PULLDOWN_EN: enable Pull-Low.
RD_TYPE : select read pin or read latch.


Figure 5 Block Diagram of PA[3:0]

OD_EN: open-drain enable.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLDOWN_EN: enable Pull-Low.
PULLUP_ENB: enable pull high.
WUBx: wake-up enable.
INTEDGE: external interrupt edge select
SET_PBIF: set port change interrupt flag.
RD_TYPE: select read pin or read latch.


Figure 6 Block Diagram of PBO

OD_EN: open-drain enable.
IREN: Enable IR.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLDOWN_EN: enable Pull-Low.
PULLUP_ENB: enable pull high.
WUBx: wake-up enable.
RD_TYPE: read pin or read latch.
LIR: Large IR enable.
SET_PBIF: set port change interrupt flag.


Figure 7 Block Diagram of PB1

OD_EN: open-drain enable.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLDOWN_EN: enable Pull-Low.
PULLUP_ENB: enable pull high.
WUBx: wake-up enable.
SET_PBIF: set port change interrupt flag.
RD_TYPE: read pin or read latch.
EX_CKI: TimerO EX CLOCK IN.


Figure 8 Block Diagram of PB2

PB3_RSTPAD: PB3 is set as Reset Pin by configuration word.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLDOWN_EN: enable Pull-Low.
WUBx: wake-up enable.
SET_PBIF: set port change interrupt flag.
RD_TYPE: read pin or read latch.
RSTB_IN: Reset signal with Schmitt trigger.


Figure 9 Block Diagram of PB3

OD
_EN: open-drain enable.
XTL_EN: PB4, PB5 is set as Xtal Pin by configuration word.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLUP_ENB: enable pull high.
WUBx: wake-up enable.
RD_TYPE: read pin or read latch
SET_PBIF: set port change interrupt flag.


Figure 10 Block Diagram of PB5, PB4

OD_EN: open-drain enable.
PWM_OR_BZ_EN: PWM or Buzzer enable.
PWM_OR_BZ_DATA: PWM or Buzzer data.
IO_SEL: set pad input or output.
WRITE_EN: write data to pad.
READ_EN: read pad to DATA_BUS.
PULLUP_ENB: enable pull high.
WUBx: wake-up enable.
RD_TYPE: read pin or read latch.
SET_PBIF: set port change interrupt flag.


Figure 11 Block Diagram of PB7, PB6

### 3.6 Timer0

Timer0 is an 8-bit up-count timer and its operation is enabled by register bit T0EN (PCON1[0]). Writing to Timer0 will set its initial value. Reading from Timer0 will show its current count value.

The clock source to Timer0 can be from instruction clock, external pin EX_CKI or low speed clock Low Oscillator Frequency according to register bit TOCS and LCK_TM0 (TOMD[5] and TOMD[7]). When TOCS is 0, instruction clock is selected as Timer0 clock source. When TOCS is 1 and LCK_TMO is 0, EX_CKI is selected as Timer0 clock source. When TOCS is 1 and LCK_TM0 is 1 (and Timer0 source must set to 1), Low Oscillator Frequency (I_LRC or E_LXT, depends on configuration word) output is selected. Summarized table is shown below. (Also check Figure. 12)

| Timer0 clock source | TOCS | LCKTMO | Timer0 source | Low Oscillator <br> Frequency |
| :---: | :---: | :---: | :---: | :---: |
| Instruction clock | 0 | X | X | X |
| EX_CKI | 1 | 0 | X | X |
|  | X | 0 | 1 |  |
| E_LXT | 1 | 1 | 1 | 0 |
| I_LRC | 1 | 1 | 1 |  |

Table 10 Summary of Timer0 clock source control
Moreover the active edge of EX_CKI or Low Oscillator Frequency to increase TimerO can be selected by register bit TOCE (TOMD[4]). When TOCE is 1, high-to-low transition on EX_CKI or Low Oscillator Frequency will increase Timer0. When TOCE is 0, low-to-high transition on EX_CKI or Low Oscillator Frequency will increase Timer0. When using Low Oscillator Frequency as timer0 clock source, it is suggested to use prescaler0 (see below descriptions) and the ratio set to more than 4, or missing count may happen.

Before Timer0 clock source is supplied to Timer0, it can be divided by Prescaler0 if register bit PSOWDT (TOMD[3]) is clear to 0 . When writing 0 to PSOWDT by instruction, Prescaler0 is assigned to Timer0 and Prescaler0 will be clear after this instruction is executed. The dividing rate of Prescaler0 is determined by register bits PSOSEL[2:0] which is from 1:2 to 1:256.

When Timer0 is overflow, the register bit TOIF (INTF[0]) will be set to 1 to indicate Timer0 overflow event is occurred. If register bit TOIE (INTE[0]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. TOIF will not be clear until firmware writes 0 to TOIF.

The block diagram of Timer0 and WDT is shown in the figure below.


Figure 12 Block Diagram of Timer0 and WDT

### 3.7 Timer1/PWM1/Buzzer1

Timer1 is an 8-bit down-count timer with Prescaler1 whose dividing rate is programmable. The output of Timer1 can be used to generate PWM1 output and Buzzer1 output. A write to the Timer1 will both write to a timer1 reload register (T1rld) and timer1 counter. A read to the timer1 will show the content of the Timer1 current count value.

The block diagram of Timer1 is shown in the figure below.


Figure 13 Block Diagram of Timer1

The operation of Timer1 can be enabled or disabled by register bit T1EN (T1CR1[0]). After Timer1 is enabled, its clock source can be instruction clock or pin EX_CKI which is determined by register bit T1CS (T1CR2[5]). When T1CS is 1, EX_CKI is selected as clock source. When T1CS is 0, instruction clock is selected as clock source. When EX_CKI is selected, the active edge to decrease Timer1 is determined by register bit T1CE (T1CR2[4]). When T1CE is 1, high-to-low transition on EX_CKI will decrease Timer1. When T1CE is 0,
low-to-high transition on EX_CKI will decrease Timer1. The selected clock source can be divided further by Prescaler1 before it is applied to Timer1. Prescaler1 is enabled by writing 0 to register bit /PS1EN (T1CR2[3]) and the dividing rate is from 1:2 to 1:256 determined by register bits PS1SEL[2:0] (T1CR2[2:0]). Current value of Prescaler1 can be obtained by reading register PS1CV.

Timer1 provide two kinds of operating mode: one is One-Shot mode and the other is Non-Stop mode. When register bit T1OS (T1CR1[2]) is 1, One-Shot mode is selected. Timer1 will count down once from initial value stored on register TMR1 to 0x00, i.e. underflow is occurred. When register bit T1OS (T1CR1[2]) is 0, Non-Stop mode is selected. When underflow is occurred, there are two selections to start next down-count which is determined by register bit T1RL (T1CR1[1]). When T1RL is 1, the initial value stored on register TMR1 will be restored and start next down-count from this initial value. When T1RL is 0 , Timer1 will start next down-count from $0 x F F$.

When Timer1 is underflow, the register bit T1IF (INTF[3]) will be set to 1 to indicate Timer1 underflow event is occurred. If register bit T1IE (INTE[3]) and GIE are both set to 1, interrupt request will occur and interrupt service routine will be executed. T1IF will not be clear until firmware writes 0 to T1IF.

The timing chart of Timer1 is shown in the following figure.


Figure 14 Timer1 Timing Chart
The PWM1 output can be available on I/O pin PB6 when register bit PWM1OEN (T1CR1[7]) is set to 1. Moreover, PB6 will become output pin automatically. The active state of PWM1 output is determined by register bit PWM1OAL (T1CR1[6]). When PWM1OAL is 1, PWM1 output is active low. When PWM1OAL is 0, PWM1 output is active high. Moreover, the duty cycle and frame rate of PWM1 are both programmable. The duty cycle is determined by register PWM1DUTY. When PWM1DUTY is 0, PWM1 output will be never active. When PWM1DUTY is 0xFF, PWM1 output will be active for 255 Timer1 input clocks. The frame rate is determined by TMR1 initial value. Therefore, PWM1DUTY value must be less than or equal to TMR1. The block diagram of PWM1 is illustrated in the following figure.


Figure 15 PWM1 Block Diagram
The Buzzer1 output (BZ1) can be available on I/O pin PB7 when register bit BZ1EN (BZ1CR1[7]) is set to 1. Moreover, PB7 will become output pin automatically. The frequency of BZ1 can be derived from Timer1 output or Prescaler1 output and dividing rate is determined by register bits BZ1FSEL[3:0] (BZ1CR[3:0]). When BZ1FSEL[3] is 0, Prescaler1 output is selected to generate BZ1 output. When BZ1FSEL[3] is 1, Timer1 output is selected to generate BZ1 output. The dividing rate can be from 1:2 to 1:256 in order to generate all kinds of frequency. The block diagram of Buzzer1 is illustrated in the following figure.


Figure 16 Buzzer1 Block Diagram

### 3.8 IR Carrier

NY8A053B provides two kinds of IR carrier according to its sink capability. One is Normal IR carrier whose sink current depends on how I/O pin (PB1) is configured. The other is Large IR carrier whose sink current is 340 mA . This feature is determined by a configuration word. When Normal IR is selected, IR carrier will be preset on I/O pin PB1 with sink current 60mA. When Large IR is selected, IR carrier will be preset on I/O pin PB1 with sink current 340mA.

The IR carrier will be generated after register bit IREN (IRCR[0]) is set to 1. Moreover, PB1 will become output pin automatically. When IREN is clear to 0, PB1 will become general I/O pin as it was configured.

The IR carrier frequency is selectable by register bit IRF57K (IRCR[1]). When IRF57K is 1, IR carrier frequency is 57 KHz . When IRF57K is 0 , IR carrier frequency is 38 KHz . Because IR carrier frequency is derived from high frequency system oscillation $F_{\text {HOsc }}$, it is necessary to specify what frequency is used as system oscillation when external crystal is used. Register bit IROSC358M (IRCR[7]) is used to provide NY8A053B this information. When IROSC358M is 1 , frequency of external crystal is 3.58 MHz and when IROSC358M is 0 , frequency of external crystal is 455 KHz . When internal high frequency oscillation is adopted, this register will be ignored, and it will provide 4 MHz clock to IR module.

The active state (polarity) of IR carrier is selectable according to PB1 output data. When register bit IRCSEL (IRCR[2]) is 1, IR carrier will be present on pin PB1 when its output data is 0 . When register bit IRCSEL (IRCR[2]) is 0 , IR carrier will be present on pin PB1 when its output data is 1 . The polarity of IR carrier is shown in the following figure.


Figure 17 Polarity of IR Carrier vs. Output Data

### 3.9 Watch-Dog Timer (WDT)

There is an on-chip free-running oscillator in NY8A053B which is used by WDT. As this oscillator is independent of other oscillation circuits, WDT may still keep working during Standby mode and Halt mode.

WDT can be enabled or disabled by a configuration word. When WDT is enabled by configuration word, its operation still can be controlled by register bit WDTEN (PCON[7]) during program execution. Moreover, the mechanism after WDT time-out can reset NY8A053B or issue an interrupt request which is determined by another configuration word. At the same time, register bit /TO (STATUS[4]) will be clear to 0 after WDT time-out.

The baseline of WDT time-out period can be $3.5 \mathrm{~ms}, 15 \mathrm{~ms}, 60 \mathrm{~ms}$ or 250 ms which is determined by two configuration words. The time-out period can be lengthened if Prescaler0 is assigned to WDT. Prescaler0 will be assigned to WDT by writing 1 to register bit PSOWDT. The dividing rate of Prescaler0 for WDT is determined by register bits PSOSEL[2:0] and depends on WDT time-out mechanism. The dividing rate is from 1:1 to 1:128 if WDT time-out will reset NY8A053B and dividing rate is from 1:2 to 1:256 if WDT time-out will interrupt NY8A053B.

When Prescaler0 is assigned to WDT, the execution of instruction CLRWDT will clear WDT, Prescaler0 and set /TO flag to 1 .

If user selects interrupt for WDT time-out mechanism, register bit WDTIF (INTF[6]) will set to 1 after WDT is expired. It may generate an interrupt request if register bit WDTIE (INTE[6]) and GIE both set to 1. WDTIF will not be clear until firmware writes 0 to WDTIF.

### 3.10 Interrupt

NY8A053B provides two kinds of interrupt: one is software interrupt and the other is hardware interrupt. Software interrupt is caused by execution of instruction INT. There are 5 hardware interrupts:

- TimerO overflow interrupt.
- Timer1 underflow interrupt.
- WDT timeout interrupt.
- PB input change interrupt.
- External interrupt.

GIE is global interrupt enable flag. It has to be 1 to enable hardware interrupt functions. GIE can be set by ENI instruction and clear to 0 by DISI instruction.

After instruction INT is executed, no matter GIE is set or clear, the next instruction will be fetched from address 0x001. At the same time, GIE will be clear to 0 by NY8A053B automatically. This will prevent nested interrupt from happening. The last instruction of interrupt service routine of software interrupt has to be RETIE. Execution of this instruction will set GIE to 1 and return to original execution sequence.

While any of hardware interrupts is occurred, the corresponding bit of Interrupt Flag Register INTF will be set to 1. This bit will not be clear until firmware writes 0 to this bit. Therefore user can obtain information of which event causes hardware interrupt by polling register INTF. Note that only when the corresponding bit of Interrupt Enable register INTE is set to 1 , will the corresponding interrupt flag be read. And if the corresponding bit of Interrupt Enable Register INTE is set to 1 and GIE is also 1, hardware interrupt will occur and next instruction will be fetched from $0 \times 008$. At the same time, the register bit GIE will be clear by NY8A053B automatically. If user wants to implement nested interrupt, instruction ENI can be used as the first instruction of interrupt service routine which will set GIE to 1 again and allow other interrupt events to interrupt NY8A053B again. Instruction RETIE has to be the last instruction of interrupt service routine which will set GIE to 1 and return to original execution sequence.

It should be noted that ENI instruction cannot be placed right before RETIE instruction because ENI instruction in interrupt service routine will trigger nested interrupt, but RETIE will clear internal interrupt processing after jump out of ISR, so it is possible for interrupt flag to be falsely cleared.

### 3.10.1 TimerO Overflow Interrupt

Timer0 overflow (from $0 \times 00$ to $0 x F F$ ) will set register bit TOIF. This interrupt request will be serviced if TOIE and GIE are set to 1.

### 3.10.2 Timer1 Underflow Interrupt

Timer1 underflow (from 0xFF to 0x00) will set register bit T1IF. This interrupt request will be serviced if T1IE and GIE are set to 1.

### 3.10.3 WDT Timeout Interrupt

When WDT is timeout and the configuration word selects WDT timeout will generate interrupt request, it will set register bit WDTIF. This interrupt request will be serviced if WDTIE and GIE are set to 1.

### 3.10.4 PB Input Change Interrupt

When PBx, $0 \leq x \leq 7$, is configured as input pin and corresponding register bit WUPBx is set to 1 , a level change on these selected I/O pin(s) will set register bit PBIF. This interrupt request will be serviced if PBIE and GIE are set to 1 . Note when PBO is both set as level change interrupt and external interrupt, the external interrupt enable EIS=1 will disable PBO level change operation.

### 3.10.5 External Interrupt

According to the configuration of EIS=1 and INTEDG, the selected active edge on I/O pin PBO will set register bit INTIF and this interrupt request will be served if INTIE and GIE are set to 1 .

### 3.11 Oscillation Configuration

Because NY8A053B is a dual-clock IC, there are high oscillation ( $F_{\text {HOSC }}$ ) and low oscillation ( $F_{\text {Losc }}$ ) that can be selected as system oscillation ( $\mathrm{F}_{\text {osc }}$ ). The oscillators which could be used as $\mathrm{F}_{\text {Hosc }}$ are internal high RC oscillator (I_HRC), external high crystal oscillator (E_HXT) and external crystal oscillator (E_XT). The oscillators which could be used as $F_{\text {Losc }}$ are internal low RC oscillator (I_LRC) and external low crystal oscillator (E_LXT).


Figure 18 Oscillation Configuration of NY8A053B

There are two configuration words to determine which oscillator will be used as $F_{\text {Hosc. }}$ When I_HRC is selected as $\mathrm{F}_{\text {новс }}$, I_HRC output frequency is determined by three configuration words and it can be $1 \mathrm{M}, 2 \mathrm{M}, 4 \mathrm{M}, 8 \mathrm{M}$, 16 M or 20 MHz . Moreover, external crystal oscillator pads PB4 and PB5 can be used as I/O pins. On the other hand, PB4 can be the output pin of instruction clock according to a configuration word's setting. If $F_{\text {Hosc }}$ required external crystal whose frequency ranges from 8 MHz to $20 \mathrm{MHz}, \mathrm{E}_{-} H X T$ is recommended. If $\mathrm{F}_{\text {Hosc }}$ required external crystal whose frequency ranges from 455 KHz to 6 MHz , E_XT is recommended. When E_HXT or E_XT is adopted, PB4/PB5 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PB4 is crystal output pin (Xout) and PB5 is crystal input pin (Xin).

There is one configuration word to determine which oscillator will be used as FLosc. When I_LRC is selected, its frequency is centered on 32768 Hz . If F Losc required external crystal, E_LXT is selected and only 32768 Hz crystal is allowed. When E_LXT is adopted, PB4/PB5 cannot be used as I/O pins. They must be used as crystal output pin and input pin. PB4 is crystal output pin (Xout) and PB5 is crystal input pin (Xin). The dual-clock combinations of $F_{\text {HOSC }}$ and $F_{\text {Losc }}$ are listed below:

| No. | FHOSC | FLOSC |
| :---: | :---: | :---: |
| 1 | I_HRC | I_LRC |
| 2 | E_HXT or E_XT | I_LRC |
| 3 | I_HRC | E_LXT |

Table 11 Dual-clock combinations

When E_HXT, E_XT or E_LXT is used as one of oscillations, the crystal or resonator is connected to Xin and Xout to provide oscillation. Moreover, a resistor and two capacitors are recommended to connect as following figure in order to provide reliable oscillation, refer to the specification of crystal or resonator to adopt appropriate C1 or C2 value. The recommended value of C1 and C2 are listed in the table below.

| Oscillation Mode | Crystal Frequency(Hz) | C1, C2 (pF) |
| :---: | :---: | :---: |
| E_HXT | 16 M | $5 \sim 10$ |
|  | 10 M | $5 \sim 30$ |
|  | 8 M | $5 \sim 20$ |
|  | 4 M | $5 \sim 30$ |
|  | 1 M | $5 \sim 30$ |
|  | E_LXT | 455 K |

Table 12 Recommended C1 and C2 Value for Different Kinds of Crystal Oscillation
For 20 MHZ resonator in 2 clock CPU cycle mode, An 18 pF C2 capacitor is a must.
Moreover, for precision 32.768 k crystal, it is recommended to set $\mathrm{C} 1=\mathrm{C} 2=15 \mathrm{pF}$ capacitor.
The accuracy of $I \_H R C$ is $\pm 1 \%$ and accuracy of I_LRC is $\pm 5 \%$ at $25^{\circ} \mathrm{C}$ commercial conditions.


Figure 19 Connection for External Crystal Oscillation

Either $\mathrm{F}_{\text {Hosc }}$ or F Losc can be selected as system oscillation Fosc according to the value of register bit SELHOSC (OSCCR[0]). When SELHOSC is $1, \mathrm{~F}_{\text {Hosc }}$ is selected as $\mathrm{F}_{\text {osc }}$. When SELHOSC is 0 , $\mathrm{F}_{\text {Losc }}$ is selected as $\mathrm{F}_{\text {osc }}$. Once $F_{\text {osc }}$ is determined, the instruction clock $F_{\text {INST }}$ can be $F_{\text {osc }} / 2$ or $F_{\text {osc }} / 4$ according to value of a configuration word.

### 3.12 Operating Mode

NY8A053B provides four kinds of operating mode to tailor all kinds of application and save power consumptions. These operating modes are Normal mode, Slow mode, Standby mode and Halt mode. Normal mode is designated for high-speed operating mode. Slow mode is designated for low-speed mode in order to save power consumption. At Standby mode, NY8A053B will stop almost all operations except Timer0/Timer1/WDT in order to wake-up periodically. At Halt mode, NY8A053B will sleep until external event or WDT trigger IC to wake-up.

The block diagram of four operating modes is described in the following figure.


Figure 20 Four Operating Modes

### 3.12.1 Normal Mode

After any Reset Event is occurred and Reset Process is completed, NY8A053B will begin to execute program under Normal mode or Slow mode. Which mode is selected after Reset Process is determined by the Startup Clock configuration word. If Startup Clock=fast, NY8A053B will enter Normal mode, if Startup Clock=Slow, NY8A053B will enter Slow mode. At Normal mode, $\mathrm{F}_{\text {Hosc }}$ is selected as system oscillation in order to provide highest performance and its power consumption will be the largest among four operating modes. After power on or any reset trigger is released, NY8A053B will enter Normal mode after reset process is completed.

- Instruction execution is based on $F_{\text {Hosc }}$ and all peripheral modules may be active according to corresponding module enable bit.
- The $F_{\text {Losc }}$ is still active and running.
- IC can switch to Slow mode by writing 0 to register bit SELHOSC (OSCCR[0]).
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0] (OSCCR[3:2]).
- For real time clock applications, the NY8A053B can run in normal mode, at the same time the low-frequency clock Low Oscillator Frequency connects to timerO clock. This is made possible by setting LCKTMO to 1 and corresponding configuration word Timer0 source setting to 1.


### 3.12.2 Slow Mode

NY8A053B will enter Slow mode by writing 0 to register bit SELHOSC. At Slow mode, F Losc is selected as system oscillation in order to save power consumption but still keep IC running. However, $\mathrm{F}_{\text {Hosc }}$ will not be disabled automatically by NY8A053B. Therefore user can write 0 to register bit STPHOSC (OSCCR[1]) in slow mode to reduce power consumption further. But it is noted that it is forbidden to enter slow mode and stop $F_{\text {Hosc }}$ at the same time, one must enter slow mode first, then disable $F_{\text {Hosc }}$, or the program may hang on.

- Instruction execution is based on FLOSC and all peripheral modules may be active according to corresponding module enable bit.
- FHOSC can be disabled by writing 1 to register bit STPHOSC.
- IC can switch to Standby mode or Halt mode by programming register bits OPMD[1:0].
- IC can switch to Normal mode by writing 1 to SELHOSC.


### 3.12.3 Standby Mode

NY8A053B will enter Standby mode by writing 10b to register bits OPMD[1:0]. At Standby mode, however, $\mathrm{F}_{\text {Hosc }}$ will not be disabled automatically by NY8A053B and user has to enter slow mode and write 1 to register bit STPHOSC in order to stop F Hosc oscillation. Most of NY8A053B peripheral modules are disabled but Timer can be still active if register bit T0EN/T1EN is set to 1 . Therefore NY8A053B can wake-up after Timer0/Timer1 is expired. The expiration period is determined by the register TMR0/TMR1, $\mathrm{F}_{\text {INST }}$ and other configurations for Timer0/Timer1.

- Instruction execution is stop and some peripheral modules may be active according to corresponding module enable bit.
- FHOSC can be disabled by writing 1 to register bit STPHOSC.
- The FLOSC is still active and running.
- IC can wake-up from Standby mode if any of (a) Timer0/Timer1 (overflow/underflow) interrupt, (b) WDT timeout interrupt, (c) PB input change interrupt or (d) INT external interrupt is happened.
- After wake-up from Standby mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if $\mathrm{SELHOSC}=0$.
- It is not recommended to change oscillator mode (normal to slow / slow to normal) and enter standby mode at the same time.


### 3.12.4 Halt Mode

NY8A053B will enter Halt mode by executing instruction SLEEP or writing 01b to register bits OPMD[1:0]. After entering Halt mode, register bit /PD (STATUS[3]) will be clear to 0, register bit /TO (STATUS[4]) will be set to 1 and WDT will be clear but keep running.

At Halt mode, all of peripheral modules are disabled, instruction execution is stop and NY8A053B can only wake-up by some specific events. Therefore, Halt mode is the most power saving mode provided by NY8A053B.

- Instruction execution is stop and all peripheral modules are disabled.
- FHOSC and FLOSC are both disabled automatically.
- IC can wake-up from Halt mode if any of (a) WDT timeout interrupt, (b) PB input change interrupt or (c) INT or external interrupt is happened.
- After wake-up from Halt mode, IC will return to Normal mode if SELHOSC=1, IC will return to Slow mode if SELHOSC=0.

Note: Users can change STPHOSC and enter Halt mode in the same instruction.

- It is not recommended to change oscillator mode (normal to slow or slow to normal) and enter halt mode at the same time.


### 3.12.5 Wake-up Stable Time

The wake-up stable time of Halt mode is determined by Configuration word: High Oscillator Frequency or Low Oscillator Frequency. If one of E_HXT, E_XT and E_LXT is selected, the wake-up period would be $512 * F_{\text {osc }}$. And if no XT mode are selected, 16*Fosc would be set as wake-up period. On the other hand, there is no need of wake-up stable time for Standby mode because either $F_{\text {Hosc }}$ or $F_{\text {Losc }}$ is still running at Standby mode.

Before NY8A053B enter Standby mode or Halt mode, user may execute instruction ENI. At this condition, NY8A053B will branch to address $0 x 008$ in order to execute interrupt service routine after wake-up. If instruction DISI is executed or 0 is written to register bit GIE before entering Standby mode or Halt mode, the next instruction will be executed after wake-up.

### 3.12.6 Summary of Operating Mode

The summary of four operating modes is described in the following table.

| Mode | Normal | Slow | Standby | Halt |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {Hosc }}$ | Enabled | STPHOSC | STPHOSC | Disabled |
| $\mathrm{F}_{\text {Losc }}$ | Enabled | Enabled | Enabled | Disabled |
| Instruction Execution | Executing | Executing | Stop | Stop |
| Timero/1 | TOEN / T1EN | TOEN / T1EN | TOEN / T1EN | Disabled |
| WDT | Option and WDTEN | Option and WDTEN | Option and WDTEN | Option and WDTEN |
| Other Modules | Module enable bit | Module enable bit | Module enable bit | All disabled |
| Wake-up Source | - | - | - Timer0 overflow <br> - Timer1 underflow <br> - WDT timeout <br> - PB input change <br> - INT | - WDT timeout <br> - PB input change <br> - INT |

Table 13 Summary of Operating Modes

### 3.13 Reset Process

NY8A053B will enter Reset State and start Reset Process when one of following Reset Event is occurred:

- Power-On Reset (POR) is occurred when $\mathrm{V}_{\mathrm{DD}}$ rising is detected.
- Low-Voltage Reset (LVR) is occurred when operating $\mathrm{V}_{\mathrm{DD}}$ is below pre-defined voltage.
- Pin RSTb is low state.
- WDT timeout reset.

Moreover, value of all registers will be initialized to their initial value or unchanged if its initial value is unknown.
The status bits /TO and /PD could be initialized according to which event causes reset. The /TO and /PD value and its associated event is summarized in the table below.

| Event | ITO | IPD |
| :--- | :---: | :---: |
| POR, LVR | 1 | 1 |
| RSTb reset from non-Halt mode | unchanged | unchanged |
| RSTb reset from Halt mode | 1 | 1 |
| WDT reset from non-Halt mode | 0 | 1 |


| Event | ITO | IPD |
| :---: | :---: | :---: |
| WDT reset from Halt mode | 0 | 0 |
| SLEEP executed | 1 | 0 |
| CLRWDT executed | 1 | 1 |

Table 14 Summary of /TO \& /PD Value and its Associated Event
After Reset Event is released, NY8A053B will start Reset Process. It will wait certain amount of period for oscillation stable no matter what kind of oscillator is adopted. This period is called power-up reset time and is determined by two-bit configuration words which can be $140 \mathrm{us}, 4.5 \mathrm{~ms}, 18 \mathrm{~ms}, 72 \mathrm{~ms}$ or 288 ms . After oscillator is stable, NY8A053B will wait further 16 clock cycles of $F_{\text {osc }}$ (oscillator start-up time, OST) and Reset Process is complete.


Figure 21 Block Diagram of On-Chip Reset Circuit

For slow $V_{D D}$ power-up, it is recommended to use RSTb reset, as the following figure.

- It is recommended the R value should be not greater than $40 \mathrm{k} \Omega$.
- The R1 value $=100 \Omega$ to $1 k \Omega$ will prevent high current, ESD or Electrical overstress flowing into reset pin.
- The diode helps discharge quickly when power down.


Figure 22 Block Diagram of Reset Application

## 4. Instruction Set

NY8A053B provides 55 powerful instructions for all kinds of applications.

| Inst. |  | P | Operation | Cyc. | Flag | Inst. | OP |  | Operation | Cyc. | Flag |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 |  |  |  |  | 12 | 2 |  |  |  |
| Arithmetic Instructions |  |  |  |  |  | Arithmetic Instructions |  |  |  |  |  |
| ANDAR | R | d | dest = ACC \& R | 1 | Z | ADDAR | R | d | dest $=R+A C C$ | 1 | Z, DC, C |
| IORAR | R | d | dest $=$ ACC $\mid$ R | 1 | Z | SUBAR | R d | d | dest $=\mathrm{R}+(\sim A C C)$ | 1 | Z, DC, C |
| XORAR | R | d | dest $=\mathrm{ACC} \oplus \mathrm{R}$ | 1 | Z | ADCAR | R | d | dest $=R+A C C+C$ | 1 | Z, DC, C |
| ANDIA | i |  |  | 1 | Z | SBCAR | R d | d | dest $=R+(\sim A C C)+C$ | 1 | Z, DC, C |
| IORIA | i |  | ACC = ACC ${ }^{\text {i }}$ | 1 | Z | ADDIA | i |  | $A C C=i+A C C$ | 1 | Z, DC, C |
| XORIA | i |  | ACC $=\mathrm{ACC} \oplus \mathrm{i}$ | 1 | Z | SUBIA | i |  | ACC $=\mathrm{i}+(\sim \mathrm{ACC})$ | 1 | Z, DC, C |
| RRR | R | d | Rotate right R | 1 | C | ADCIA | i |  | $A C C=i+A C C+C$ | 1 | Z, DC, C |
| RLR | R | d | Rotate left R | 1 | C | SBCIA | i |  | $A C C=i+(\sim A C C)+C$ | 1 | Z, DC, C |
| BSR | R | bit | Set bit in R | 1 | - | DAA |  |  | Decimal adjust for ACC | 1 | C |
| BCR | R | bit | Clear bit in R | 1 | - | CMPAR | R |  | Compare R with ACC | 1 | Z, C |
| INCR | R | d | Increase R | 1 | Z | CLRA |  |  | Clear ACC | 1 | Z |
| DECR | R | d | Decrease R | 1 | Z | CLRR |  |  | Clear R | 1 | Z |
| COMR | R | d | dest $=\sim$ R | 1 | Z | Other Inst | ructio | ion |  |  |  |
| Conditional Instructions |  |  |  |  |  | NOP |  |  | No operation | 1 | - |
| BTRSC | R | bit | Test bit in R, skip if clear | 1 or 2 | - | SLEEP |  |  | Go into Halt mode | 1 | /TO, /PD |
| BTRSS | R | bit | Test bit in R, skip if set | 1 or 2 | - | CLRWDT |  |  | Clear Watch-Dog Timer | 1 | /TO, /PD |
| INCRSZ | R | d | Increase R, skip if 0 | 1 or 2 | - | ENI |  |  | Enable interrupt | 1 | - |
| DECRSZ | R | d | Decrease R, skip if 0 | 1 or 2 | - | DISI |  |  | Disable interrupt | 1 | - |
| Data Transfer Instructions |  |  |  |  |  | INT |  |  | Software Interrupt | 3 | - |
| MOVAR | R |  | Move ACC to R | 1 | - | RET |  |  | Return from subroutine | 2 | - |
| MOVR | R | d | Move R | 1 | Z | RETIE |  |  | Return from interrupt | 2 |  |
| MOVIA | i |  | Move immediate to ACC | 1 | - |  |  |  |  |  | - |
| SWAPR | R | d | Swap halves R | 1 | - | RETIA | i |  | Return, place immediate <br> in ACC | 2 | - |
| IOST | F |  | Load ACC to F-page SFR | 1 | - |  |  |  |  |  |  |
| IOSTR | F |  | Move F-page SFR to ACC | 1 | - | CALLA |  |  | Call subroutine by ACC | 2 | - |
| SFUN | S |  | Load ACC to S-page SFR | 1 | - | GOTOA |  |  | unconditional branch by ACC | 2 | - |
| SFUNR | S |  | Move S-page SFR to ACC | 1 | - | CALL | adr |  | Call subroutine | 2 | - |
| TOMD |  |  | Load ACC to TOMD | 1 | - | GOTO | adr |  | unconditional branch | 2 | - |
| TOMDR |  |  | Move TOMD to ACC | 1 | - | LCALL | adr |  | Call subroutine | 2 | - |
| TABLEA |  |  | Read ROM | 2 | - | LGOTO | adr |  | unconditional branch | 2 | - |

Table 15 Instruction Set

ACC: Accumulator.
adr: immediate address.
bit: bit address within an 8-bit register R.
C: Carry/Borrow bit
$\mathrm{C}=1$, carry is occurred for addition instruction or borrow is NOT occurred for subtraction instruction.
C=0, carry is not occurred for addition instruction or borrow IS occurred for subtraction instruction.
d: Destination
If $d$ is " 0 ", the result is stored in the ACC.
If $d$ is " 1 ", the result is stored back in register $R$.
DC: Digital carry flag.
dest: Destination.
F : F -page $\mathrm{SFR}, \mathrm{F}$ is $0 \times 5 \sim 0 \times F$.
i: 8-bit immediate data.
PC: Program Counter.
PCHBUF: High Byte Buffer of Program Counter.
IPD: Power down flag bit
/PD=1, after power-up or after instruction CLRWDT is executed.
/PD=0, after instruction SLEEP is executed.
Prescaler: Prescaler0 dividing rate.
$R$ : $R$-page $S F R, R$ is $0 \times 00 \sim 0 \times 3 F$.
S : S -page SFR , S is $0 \times 0 \sim 0 x F$.
TOMD: TOMD register.
TBHP: The high-Byte at target address in ROM.
TBHD: Store the high-Byte data at target address in ROM.
ITO: Time overflow flag bit
/TO=1, after power-up or after instruction CLRWDT or SLEEP is executed.
/TO=0, WDT timeout is occurred.
WDT: Watchdog Timer Counter.
Z: Zero flag.

| ADCAR | Add ACC and R with Carry | ADDAR | Add ACC and R |
| :---: | :---: | :---: | :---: |
| Syntax: | ADCAR R, d | Syntax: | ADDAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ | Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\mathrm{R}+\mathrm{ACC}+\mathrm{C} \rightarrow$ dest | Operation: | ACC $+\mathrm{R} \rightarrow$ dest |
| Status affected: | Z, DC, C | Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and register R with Carry. If d is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R . | Description: | Add the contents of ACC and R. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle | 1 | Cycle: | 1 |
| Example: | ADCAR R, d before executing instruction: $A C C=0 \times 12, R=0 \times 34, C=1, d=1$ <br> after executing instruction: $\mathrm{R}=0 \times 47, \mathrm{ACC}=0 \times 12, \mathrm{C}=0$ | Example: | ADDAR R, d before executing instruction: $A C C=0 \times 12, R=0 \times 34, C=1, d=1$ <br> after executing instruction: $\mathrm{R}=0 \times 46, \mathrm{ACC}=0 \times 12, \mathrm{C}=0 .$ |
| ADCIA | Add ACC and Immediate with Carry | ADDIA | Add ACC and Immediate |
| Syntax: | ADCIA i | Syntax: | ADDIA i |
| Operand: | $0 \leq \mathrm{i}<255$ | Operand: | $0 \leq i<255$ |
| Operation: | $A C C+i+C \rightarrow A C C$ | Operation: | ACC $+\mathrm{i} \rightarrow \mathrm{ACC}$ |
| Status affected: | Z, DC, C | Status affected: | Z, DC, C |
| Description: | Add the contents of ACC and the 8-bit immediate data i with Carry. The result is placed in ACC. | Description: | Add the contents of ACC with the 8 -bit immediate data i. The result is placed in ACC. |
| Cycle: | 1 | Cycle: | 1 |
| Example: | ADCIA i before executing instruction: $A C C=0 \times 12, i=0 \times 34, C=1$ after executing instruction: $\mathrm{ACC}=0 \times 47, \mathrm{C}=0$ | Example: | ADDIA i before executing instruction: $\mathrm{ACC}=0 \times 12, \mathrm{i}=0 \times 34, \mathrm{C}=1$ after executing instruction: $\mathrm{ACC}=0 \times 46, \mathrm{C}=0, .$ |


| ANDAR | AND ACC and R |
| :---: | :---: |
| Syntax: | ANDAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | ACC \& R $\rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of ACC is AND'ed with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | ANDAR R, d before executing instruction: $A C C=0 \times 5 A, R=0 \times A F, d=1$. after executing instruction: $\mathrm{R}=0 \times 0 \mathrm{~A}, \mathrm{ACC}=0 \times 5 \mathrm{~A}, \mathrm{Z}=0 .$ |


| BCR | Clear Bit in R |
| :--- | :--- |
| Syntax: | BCR R, bit |
| Operand: | $0 \leq R \leq 63$ |
| Operation: | $0 \leq$ bit $\leq 7$ |
| Status affected: | -- |
| Description: | Clear the bit ${ }^{\text {th }}$ position in R. |
| Cycle: | 1 |
| Example: | BCR R,B2 <br> before executing instruction: <br> $R=0 \times 5 A$, B2=0x3, |
|  | after executing instruction: <br> $R=0 \times 52$. |


| ANDIA | AND Immediate with ACC |
| :---: | :---: |
| Syntax: | ANDIA |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC \& $i \rightarrow$ ACC |
| Status affected: | Z |
| Description: | The content of ACC register is AND'ed with the 8-bit immediate data i . The result is placed in ACC. |
| Cycle: | 1 |
| Example: | ANDIA i before executing instruction: $A C C=0 \times 5 A, i=0 \times A F$ <br> after executing instruction: $A C C=0 \times 0 A, Z=0 .$ |


| BTRSC | Test Bit in R and Skip if Clear |
| :---: | :---: |
| Syntax: | BTRSC R, bit |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & 0 \leq \text { bit } \leq 7 \end{aligned}$ |
| Operation: | Skip next instruction, if R[bit] $=0$. |
| Status affected: | -- |
| Description: | If $R[b i t]=0$, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | BTRSC R, B2 <br> Instruction1 <br> Instruction2 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 2,$ <br> after executing instruction: because $R[B 2]=0$, instruction1 will not be executed, the program will start execute instruction from instruction2. |


| BTRSS | Test Bit in R and Skip if Set |
| :---: | :---: |
| Syntax: | BTRSS R, bit |
| Operand: | $0 \leq \mathrm{R} \leq 63$ |
|  | $0 \leq$ bit $\leq 7$ |
| Operation: | Skip next instruction, if $\mathrm{R}[\mathrm{bit}]=1$. |
| Status affected: | -- |
| Description: | If $R[b i t]=1$, the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | BTRSS R, B2 <br> Instruction2 <br> Instruction3 <br> before executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A}, \mathrm{~B} 2=0 \times 3 \text {, }$ <br> after executing instruction: because $R[B 2]=1$, instruction2 will not be executed, the program will start execute instruction from instruction3. |


| CALL | Call Subroutine |
| :---: | :---: |
| Syntax: | CALL adr |
| Operand: | $0 \leq$ adr $<255$ |
| Operation: | PC $+1 \rightarrow$ Top of Stack $\{P C H B U F$, adr $\} \rightarrow P C$ |
| Status affected: | -- |
| Description: | The return address $(P C+1)$ is pushed onto top of Stack. The 8 -bit immediate address adr is loaded into $\operatorname{PC}[7: 0]$ and PCHBUF[1:0] is loaded into PC[9:8]. |
| Cycle: | 2 |
| Example: | CALL SUB before executing instruction: <br> $\mathrm{PC}=\mathrm{AO}$. Stack pointer=1 after executing instruction: PC=address of SUB, Stack[1] = A0+1, Stack pointer=2. |

CALLA Call Subroutine
Syntax: CALLA

Operand: --
Operation: $\quad$ PC + $1 \square$ Top of Stack $\{T B H P, A C C\} \rightarrow P C$

Status affected:
Description: The return address $(P C+1)$ is pushed onto top of Stack. The contents of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].

Cycle:
Example:

## 2

CALLA
before executing instruction:
TBHP=0x02, ACC=0×34.
$\mathrm{PC}=A 0$. Stack pointer=1.
after executing instruction:
$P C=0 \times 234, \quad \operatorname{Stack}[1]=A 0+1$, Stack pointer=2

| CLRA | Clear ACC |
| :--- | :--- |
| Syntax: | CLRA |
| Operand: | -- |
| Operation: | $00 \mathrm{~h} \rightarrow$ ACC <br> $1 \rightarrow \mathrm{Z}$ |
| Status affected: | Z |
| Description: | ACC is clear and Z is set to 1. |
| Cycle: | 1 |
| Example: | CLRA <br> before executing instruction: <br> ACC=0x55, $\mathrm{Z}=0$. |
|  | after $\mathrm{Executing} \mathrm{instruction:}$ <br> ACC=0x00, $\mathrm{Z}=1$. |
|  |  |


| CLRR | Clear R |
| :---: | :---: |
| Syntax: | CLRR R |
| Operand: | $0 \leq \mathrm{R} \leq 63$ |
| Operation: | 00h $\rightarrow$ R |
|  | $1 \rightarrow$ Z |
| Status affected: | Z |
| Description: | The content of $R$ is clear and $Z$ is set to 1 . |
| Cycle: | 1 |
| Example: | CLRR R before executing instruction: $\mathrm{R}=0 \times 55, \mathrm{Z}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 00, \mathrm{Z}=1$ |


| CLRWDT | Clear Watch-Dog Timer |
| :---: | :---: |
| Syntax: | CLRWDT |
| Operand: | -- |
| Operation: | $\begin{aligned} & \text { 00h } \rightarrow \text { WDT, } \\ & \text { 00h } \rightarrow \text { WDT prescaler } \\ & 1 \rightarrow \text { /TO } \\ & 1 \rightarrow \text { /PD } \end{aligned}$ |
| Status affected: | /TO, /PD |
| Description: | Executing CLRWDT will reset WDT, Prescaler0 if it is assigned to WDT. Moreover, status bits /TO and /PD will be set to 1 . |
| Cycle: | 1 |
| Example: | CLRWDT <br> before executing instruction: /TO=0 <br> after executing instruction: $/ \mathrm{TO}=1$ |
| COMR | Complement R |
| Syntax: | COMR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\sim \mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of R is complemented. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R. |
| Cycle: | 1 |
| Example: | COMR, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 6, \mathrm{~d}=1, \mathrm{Z}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 59, \mathrm{Z}=0 .$ |


| CMPAR | Compare ACC and R |
| :---: | :---: |
| Syntax: | CMPAR R |
| Operand: | $0 \leq R \leq 63$ |
| Operation: | $\mathrm{R}-\mathrm{ACC} \rightarrow$ (No restore) |
| Status affected: | Z, C |
| Description: | Compare ACC and $R$ by subtracting ACC from $R$ with 2 's complement representation. The content of ACC and $R$ is not changed. |
| Cycle: | 1 |
| Example: | CMPAR R before executing instruction: $\mathrm{R}=0 \times 34, \mathrm{ACC}=12, \mathrm{Z}=0, \mathrm{C}=0 .$ <br> after executing instruction: $\mathrm{R}=0 \times 34, \mathrm{ACC}=12, \mathrm{Z}=0, \mathrm{C}=1 .$ |


| DAA | Convert ACC Data Format from <br> Hexadecimal to Decimal |
| :--- | :--- |
| Syntax: | DAA |
| Operand: | -- |
| Operation: | ACC(hex) $\rightarrow$ ACC(dec) |
| Status affected: | C |
| Description: | Convert ACC data format from <br> hexadecimal format to decimal <br> format after addition operation and |
|  | restore result to ACC. DAA <br> instruction must be placed after |
|  | addition operation if decimal format <br> is required. <br> Cycle: |
|  | ADDAR $R, \mathrm{~d}$ <br> Example: |
|  | DAA <br> before executing instruction: <br> ACC=0x28, R=0x25, d=0. |
|  | after executing instruction: |
|  | ACC=0x53, C=0. |


| DECR | Decrease R |
| :--- | :--- |
| Syntax: | DECR $R, d$ |
| Operand: | $0 \leq R \leq 63$ <br> $d=0,1$. |
| Operation: | $R-1 \rightarrow$ dest |
| Status affected: | $Z$ |
| Description: | Decrease $R$. If $d$ is 0, the result is <br> stored in ACC. If $d$ is 1, the result is <br> stored back to $R$. |
| Cycle: | 1 |
| Example: | DECR $R, d$ <br> before executing instruction: <br>  |
|  | $R=0 \times 01, d=1, Z=0$. <br> after executing instruction: <br> $R=0 \times 00, ~$ <br> $R=1$. |


| DECRSZ | Decrease R, Skip if 0 |
| :---: | :---: |
| Syntax: | DECRSZ R,d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | R-1 $\rightarrow$ dest, Skip if result $=0$ |
| Status affected: | -- |
| Description: | Decrease $R$ first. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R . <br> If result is 0 , the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | DECRSZ R, d <br> instruction2 <br> instruction3 <br> before executing instruction: $\mathrm{R}=0 \times 1, \mathrm{~d}=1, \mathrm{Z}=0 .$ <br> after executing instruction: $R=0 \times 0, Z=1$, and instruction will skip instruction2 execution because the operation result is zero. |


| DISI | Disable Interrupt Globally |
| :---: | :---: |
| Syntax: | DISI |
| Operand: | -- |
| Operation: | Disable Interrupt, $0 \rightarrow$ GIE |
| Status affected: | -- |
| Description: | GIE is clear to 0 in order to disable all interrupt requests. |
| Cycle: | 1 |
| Example: | DISI before executing instruction: GIE=1, <br> After executing instruction: $\mathrm{GIE}=0 .$ |


| ENI | Enable Interrupt Globally |
| :--- | :--- |
| Syntax: | ENI |
| Operand: | -- |
| Operation: | Enable Interrupt, $1 \rightarrow$ GIE |
| Status affected: | -- |
| Description: | GIE is set to 1 in order to enable all <br> interrupt requests. |
| Cycle: | 1 |
| Example: | ENI <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> before executing instruction: <br> GIE=0, <br> GIE=1. |


| GOTO | Unconditional Branch |
| :--- | :--- |
| Syntax: | GOTO adr |
| Operand: | $0 \leq \mathrm{adr}<511$ |
| Operation: | \{PCHBUF, adr\} $\rightarrow$ PC |
| Status affected: | -- |
| Description: | GOTO is an unconditional branch <br> instruction. The 9-bit immediate <br> address adr is loaded into PC[8:0] <br> and PCHBUF[1] is loaded into |
|  | PC[9]. <br> Cycle: |
|  | 2 <br> Example: |
|  | GOTO Level <br> before executing instruction: <br> PC=A0. |
|  | after executing instruction: <br> PC=address of Level. |

GOTOA Unconditional Branch
Syntax:
GOTOA
Operand: --
Operation: $\quad\{T B H P, A C C\} \rightarrow P C$
Status affected:
Description: GOTOA is an unconditional branch instruction. The content of TBHP[1:0] is loaded into PC[9:8] and ACC is loaded into PC[7:0].

Cycle:
Example:
2
GOTOA
before executing instruction:
$\mathrm{PC}=\mathrm{A} 0$. $\quad \mathrm{TBHP}=0 \times 02$,
ACC=0x34.
after executing instruction:
$\mathrm{PC}=0 \times 234$

NY8A053B

| INCR | Increase R |
| :--- | :--- |
| Syntax: | INCR $\mathrm{R}, \mathrm{d}$ |
| Operand: | $0 \leq \mathrm{R} \leq 63$ <br> $\mathrm{~d}=0,1$. |
| Operation: | $\mathrm{R}+1 \rightarrow$ dest. |
| Status affected: | Z |
| Description: | Increase R. If d is 0, the result is |
|  | stored in ACC. If d is 1, the result is |
| stored back to R. |  |


| INCRSZ | Increase R, Skip if 0 |
| :---: | :---: |
| Syntax: | INCRSZ R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\mathrm{R}+1 \rightarrow \mathrm{dest}$ Skip if result $=0$ |
| Status affected: | -- |
| Description: | Increase R first. If d is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to R. <br> If result is 0 , the next instruction which is already fetched is discarded and a NOP is executed instead. Therefore it makes this instruction a two-cycle instruction. |
| Cycle: | 1 or 2(skip) |
| Example: | INCRSZ R, d <br> instruction2, <br> instruction3. <br> before executing instruction: $\mathrm{R}=0 \times \mathrm{FF}, \mathrm{~d}=1, \mathrm{Z}=0 .$ <br> after executing instruction: <br> $\mathrm{R}=0 \times 00, \mathrm{Z}=1$. And the program will skip instruction2 execution because the operation result is zero. |


| INT | Software Interrupt |
| :---: | :---: |
| Syntax: | INT |
| Operand: | -- |
| Operation: | PC $+1 \rightarrow$ Top of Stack, 001h $\rightarrow$ PC |
| Status affected: | -- |
| Description: | Software interrupt. First, return address ( $\mathrm{PC}+1$ ) is pushed onto the Stack. The address $0 \times 001$ is loaded into PC[9:0]. |
| Cycle: | 3 |
| Example: | INT before executing instruction: PC=address of INT code after executing instruction: $P C=0 \times 01$ |

## IORAR OR ACC with R

Syntax: IORAR R, d

Operand: $\quad 0 \leq R \leq 63$ $\mathrm{d}=0$, 1 .

Operation: $\quad$ ACC $\mid R \rightarrow$ dest
Status affected: Z
Description: $\quad$ OR ACC with $R$. If $d$ is 0 , the result is stored in ACC. If $d$ is 1 , the result is stored back to $R$.

Cycle: 1
Example: IORAR R, d before executing instruction:
$R=0 \times 50, A C C=0 \times A A, d=1, Z=0$.
after executing instruction:
$R=0 \times F A, A C C=0 \times A A, Z=0$.

| IORIA | OR Immediate with ACC |
| :--- | :--- |
| Syntax: | IORIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $\mid \mathrm{i} \rightarrow$ ACC |
| Status affected: | Z |
| Description: | OR ACC with 8-bit immediate <br> data i. The result is stored in |
|  | ACC. <br> Cycle: <br> Example: |
|  | IORIA i <br> before executing instruction: <br> i=0x50, ACC=0xAA, $\mathrm{Z}=0$. |
|  | after executing instruction: <br> ACC=0xFA, Z=0. |


| IOSTR | Move F-page SFR to ACC |
| :--- | :--- |
| Syntax: | IOSTR F |
| Operand: | $5 \leq \mathrm{F} \leq 15$ |
| Operation: | F-page SFR $\rightarrow$ ACC |
| Status affected: | -- |
| Description: | Move F-page SFR F to ACC. |
| Cycle: | 1 |
| Example: | IOSTR F <br> before executing instruction: <br> F=0x55, ACC=0xAA. |
|  | after executing instruction: <br> F=0x55, ACC=0x55. |


| LCALL | Call Subroutine |
| :--- | :--- |
| Syntax: | LCALL adr |
| Operand: | $0 \leq$ adr $\leq 1023$ |
| Operation: | PC $+1 \rightarrow$ Top of Stack, |
|  | adr $\rightarrow$ PC[9:0] |
| Status affected: | -- |
| Description: | The return address $(P C+1)$ is <br> pushed onto top of Stack. The <br> 10-bit immediate address adr is <br> loaded into PC[9:0]. |
|  | 2 <br> Cycle: |
| Example: | LCALL SUB <br> before executing instruction: <br>  |
|  | PC=A0. Stack level=1 <br> after executing instruction: |
|  | PC=address of SUB, Stack[1]= |
|  | A0+1, Stack pointer =2. |

NY8A053B

| LGOTO | Unconditional Branch |
| :--- | :--- |
| Syntax: | LGOTO adr |
| Operand: | $0 \leq$ adr $\leq 1023$ |
| Operation: | adr $\rightarrow$ PC[9:0]. |
| Status affected: | -- |
| Description: | LGOTO is an unconditional branch <br> instruction. The 10-bit immediate <br> address adr is loaded into PC[9:0]. |
| Cycle: | 2 <br> Example: |
|  | LGOTO Level <br> before executing instruction: <br> PC=AO. |
|  | after executing instruction: <br> PC=address of Level. |


| MOVAR | Move ACC to R |
| :--- | :--- |
| Syntax: | MOVAR R |
| Operand: | $0 \leq \mathrm{R} \leq 63$ |
| Operation: | ACC $\rightarrow \mathrm{R}$ |
| Status affected: | -- |
| Description: | Move content of ACC to R. |
| Cycle: | 1 |
| Example: | MOVAR R <br> before executing instruction: <br>  |
|  | $\mathrm{R}=0 \times 55$, ACC=0xAA. <br> after executing instruction: <br> $\mathrm{R}=0 \times A A, A C C=0 x A A$. |


| MOVIA | Move Immediate to ACC |
| :--- | :--- |
| Syntax: | MOVIA $\quad$i <br> Operand: |
| Operation: | $0 \leq \mathrm{i}<255$ |
| Status affected: | -- |
| Description: | The content of ACC is loaded with <br> 8-bit immediate data i. |
| Cycle: | 1 <br> Example: |
|  | MOVIA i <br> before executing instruction: <br> i=0x55, ACC=0xAA. <br> after executing instruction: <br> ACC=0x55. |
|  |  |


| MOVR | Move R to ACC or R |
| :---: | :---: |
| Syntax: | MOVR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | The content of $R$ is move to destination. If $d$ is 0 , destination is ACC. If $d$ is 1 , destination is $R$ and it can be used to check whether $R$ is zero according to status flag $Z$ after execution. |
| Cycle: | 1 |
| Example: | MOVR R, d before executing instruction: $R=0 \times 0, A C C=0 \times A A, Z=0, d=0 \text {. }$ <br> after executing instruction: $\mathrm{R}=0 \times 0, \mathrm{ACC}=0 \times 00, \mathrm{Z}=1 .$ |


| NOP | No Operation |
| :--- | :--- |
| Syntax: | NOP |
| Operand: | -- |
| Operation: | No operation. |
| Status affected: | -- |
| Description: | No operation. |
| Cycle: | 1 |
| Example: |  |

## NOP

before executing instruction:
PC=A0
after executing instruction:
PC=A0+1

| RETIA | Return with Data in ACC |
| :---: | :---: |
| Syntax: | RETIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\begin{aligned} & \mathrm{i} \rightarrow \mathrm{ACC}, \\ & \text { Top of Stack } \rightarrow \mathrm{PC} \end{aligned}$ |
| Status affected: | -- |
| Description: | ACC is loaded with 8-bit immediate data $i$ and PC is loaded from top of Stack as return address and GIE is set to 1. |
| Cycle: | 2 |
| Example: | RETIA i <br> before executing instruction: <br> GIE=0, Stack pointer $=2 . \mathrm{i}=0 \times 55$, $A C C=0 \times A A$ <br> after executing instruction: <br> GIE=1, PC=Stack[2], Stack pointer $=1$. $\mathrm{ACC}=0 \times 55$. |

## RET

Syntax: RET
Operand:
Operation: $\quad$ Top of Stack $\rightarrow P C$
Status affected:
Description:

Cycle:
Example:

Return from Subroutine
--
PC is loaded from top of Stack as return address.

## 2

RET
before executing instruction:
Stack level=2.
after executing instruction:
PC=Stack[2], Stack level=1.

| RLR | Rotate Left R Through Carry |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Syntax: | RLR |  |  | $\mathrm{R}, \mathrm{d}$ |  |  |  |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |  |  |  |  |  |  |
| Operation: | $\begin{aligned} & \mathrm{R}[7] \rightarrow \mathrm{C}, \mathrm{R}[6: 0] \rightarrow \operatorname{dest[7:1]}, \\ & \mathrm{C} \rightarrow \operatorname{dest}[0] \end{aligned}$ |  |  |  |  |  |  |
| c | R |  |  |  |  |  |  |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |

## Status affected: C

Description: The content of $R$ is rotated one bit to the left through flag Carry. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to R .

Cycle: 1
Example: $\quad$ RLR R, d before executing instruction:
$\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{~d}=1, \mathrm{C}=0$.
after executing instruction:

$$
\mathrm{R}=0 \times 4 \mathrm{~A}, \mathrm{C}=1
$$

| RRR | Rotate Right $\mathbf{R}$ Through Carry |
| :--- | :--- |
| Syntax: | $R R R \quad \mathrm{R}, \mathrm{d}$ |
| Operand: | $0 \leq \mathrm{R} \leq 63$ |
|  | $\mathrm{~d}=0,1$. |
| Operation: | $\mathrm{C} \rightarrow \operatorname{dest}[7], \mathrm{R}[7: 1] \rightarrow \operatorname{dest}[6: 0]$, <br>  <br>  <br> $\mathrm{R}[0] \rightarrow \mathrm{C}$ |



Status affected: C
Description: $\quad$ The content of $R$ is rotated one bit to the right through flag Carry. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to R .

Cycle: $\quad 1$
Example:

RRR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{~d}=1, \mathrm{C}=0$.
after executing instruction: $\mathrm{R}=0 \times 52, \mathrm{C}=1$.

## SBCAR

Syntax:
Operand: $\quad 0 \leq R \leq 63$
$\mathrm{d}=0,1$.
Operation: $\quad \mathrm{R}+(\sim \mathrm{ACC})+\mathrm{C} \rightarrow$ dest
Status affected: Z, DC, C
Description: Subtract ACC and Carry from R with 2 's complement representation. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$.

Cycle:
Example:

1
SBCAR R, d
(a) before executing instruction: $R=0 \times 05, \quad A C C=0 \times 06, \quad d=1$, $\mathrm{C}=0$,
after executing instruction:

$$
\mathrm{R}=0 \times \mathrm{FE}, \mathrm{C}=0 .(-2)
$$

(b) before executing instruction: $R=0 \times 05, \quad A C C=0 \times 06, d=1$, $\mathrm{C}=1$,
after executing instruction: $\mathrm{R}=0 \times \mathrm{FF}, \mathrm{C}=0 .(-1)$
(c) before executing instruction: $R=0 \times 06, \quad A C C=0 \times 05, \quad d=1$, $\mathrm{C}=0$, .
after executing instruction: $\mathrm{R}=0 \times 00, \mathrm{C}=1 .(-0), \mathrm{Z}=1$.
(d) before executing instruction: $R=0 \times 06, \quad A C C=0 \times 05, \quad d=1$, $\mathrm{C}=1$, .
after executing instruction: $\mathrm{R}=0 \times 1, \mathrm{C}=1 .(+1)$

| SBCIA | Subtract ACC and Carry from Immediate |
| :---: | :---: |
| Syntax: | SBCIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i}+(\sim A C C)+\mathrm{C} \rightarrow$ dest |
| Status affected: | Z, DC, C |
| Description: | Subtract ACC and Carry from 8-bit immediate data i with 2's complement representation. The result is placed in ACC. |
| Cycle: | 1 |
| Example: | SBCIA i <br> (a) before executing instruction: i=0x05, ACC=0x06, C=0, <br> after executing instruction: ACC=0xFE, C=0. (-2) <br> (b) before executing instruction: i=0x05, ACC=0x06, C=1, <br> after executing instruction: ACC=0xFF, C=0. (-1) <br> (c) before executing instruction: $\mathrm{i}=0 \times 06, \mathrm{ACC}=0 \times 05, \mathrm{C}=0,$ <br> after executing instruction: $\mathrm{ACC}=0 \times 00, \mathrm{C}=1 .(-0), \mathrm{Z}=1 .$ <br> (d) before executing instruction: $\mathrm{i}=0 \times 06, \mathrm{ACC}=0 \times 05, \mathrm{C}=1,$ <br> after executing instruction: ACC=0x1, C=1. (+1) |
| SFUN | Load S-page SFR to ACC |
| Syntax: | SFUN S |
| Operand: | $0 \leq S \leq 15$ |
| Operation: | ACC $\rightarrow$ S-page SFR |
| Status affected: | -- |
| Description: | S-page SFR $S$ is loaded by content of ACC. |
| Cycle: | 1 |
| Example: | SFUN S before executing instruction: $S=0 \times 55, A C C=0 \times A A .$ <br> after executing instruction: $S=0 x A A, A C C=0 x A A .$ |

## SFUNR Move S-page SFR from ACC

Syntax: SFUNR S

Operand: $\quad 0 \leq \mathrm{S} \leq 15$
Operation: $\quad$ S-page SFR $\rightarrow$ ACC
Status affected:
Description: Move S-page SFR S to ACC.
Cycle: $\quad 1$
Example: SFUNR S
before executing instruction:
$S=0 \times 55, A C C=0 \times A A$.
after executing instruction: $\mathrm{S}=0 \times 55, \mathrm{ACC}=0 \times 55$.

SLEEP Enter Halt Mode
Syntax: SLEEP

Operand:
Operation: $\quad 00 \mathrm{~h} \rightarrow$ WDT,
00h $\rightarrow$ WDT prescaler
$1 \rightarrow / \mathrm{TO}$
$0 \rightarrow / P D$
Status affected: /TO, /PD
Description: WDT and Prescaler0 are clear to 0 . /TO is set to 1 and /PD is clear to 0 .
IC enter Halt mode.
Cycle: 1
Example: SLEEP
before executing instruction:
$/ P D=1, / T O=0$.
after executing instruction:
$/ \mathrm{PD}=0, / \mathrm{TO}=1$.

| SUBAR | Subtract ACC from R |
| :---: | :---: |
| Syntax: | SUBAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\mathrm{R}-\mathrm{ACC} \rightarrow$ dest |
| Status affected: | Z, DC, C |
| Description: | Subtract ACC from $R$ with 2's complement representation. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | SBCAR R, d |
|  | (a) before executing instruction: $R=0 \times 05, A C C=0 \times 06, d=1$, after executing instruction: R=0xFF, C=0. (-1) |
|  | (b) before executing instruction: $\mathrm{R}=0 \times 06, \mathrm{ACC}=0 \times 05, \mathrm{~d}=1, .$ <br> after executing instruction: $\mathrm{R}=0 \times 01, \mathrm{C}=1 .(+1)$ |


| SUBIA | Subtract ACC from Immediate |
| :--- | :--- |
| Syntax: | SUBIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | $\mathrm{i}-\mathrm{ACC} \rightarrow$ ACC |
| Status affected: | Z, DC, C |
| Description: | Subtract ACC from 8-bit immediate <br> data i with <br> representation. <br> placed in ACC. |
|  | The resplement is |

(a) before executing instruction: $i=0 \times 05, A C C=0 \times 06$. after executing instruction: $A C C=0 x F F, C=0 .(-1)$
(b) before executing instruction: $\mathrm{i}=0 \times 06, \mathrm{ACC}=0 \times 05, \mathrm{~d}=1$, . after executing instruction: ACC=0x01, C=1. (+1)

| SWAPR | Swap High/Low Nibble in R |
| :---: | :---: |
| Syntax: | SWAPR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 . \end{aligned}$ |
| Operation: | $\begin{aligned} & \mathrm{R}[3: 0] \rightarrow \operatorname{dest}[7: 4] . \\ & \mathrm{R}[7: 4] \rightarrow \operatorname{dest}[3: 0] \end{aligned}$ |
| Status affected: | -- |
| Description: | The high nibble and low nibble of $R$ is exchanged. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | SWAPR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{~d}=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 5 \mathrm{~A} .$ |

## TABLEA Read ROM data

Syntax: TABLEA

Operand: --
Operation: ROM data\{ TBHP, ACC \} [7:0] $\rightarrow$ ACC
ROM data\{TBHP, ACC\} [13:8] $\rightarrow$ TBHD.

Status affected:
Description: The 8 least significant bits of ROM pointed by \{TBHP[2:0], ACC\} is placed to ACC.
The 6 most significant bits of ROM pointed by \{TBHP[2:0], ACC\} is placed to TBHD[5:0].
Cycle:
Example:

2
TABLEA
before executing instruction:
TBHP=0x02,CC=0x34.
TBHD=0x01.
ROM data[0x234] $=0 \times 35 \mathrm{AA}$
after executing instruction:
TBHD $=0 \times 35, \mathrm{ACC}=0 \times A A$.

| TOMD | Load ACC to TOMD |
| :---: | :---: |
| Syntax: | TOMD |
| Operand: | -- |
| Operation: | ACC $\rightarrow$ TOMD |
| Status affected: | -- |
| Description: | The content of TOMD is loaded by ACC. |
| Cycle: | 1 |
| Example: | TOMD before executing instruction: TOMD=0x55, ACC=0xAA. <br> after executing instruction: TOMD=0xAA. |


| TOMDR | Move TOMD to ACC |
| :---: | :---: |
| Syntax: | TOMDR |
| Operand: | -- |
| Operation: | TOMD $\rightarrow$ ACC |
| Status affected: | -- |
| Description: | Move the content of TOMD to ACC. |
| Cycle: | 1 |
| Example: | TOMDR before executing instruction TOMD $=0 \times 55, \mathrm{ACC}=0 \times A A$. after executing instruction $\mathrm{ACC=}=0 \times 55 .$ |


| XORAR | Exclusive-OR ACC with R |
| :---: | :---: |
| Syntax: | XORAR R, d |
| Operand: | $\begin{aligned} & 0 \leq R \leq 63 \\ & d=0,1 \end{aligned}$ |
| Operation: | $\mathrm{ACC} \oplus \mathrm{R} \rightarrow$ dest |
| Status affected: | Z |
| Description: | Exclusive-OR ACC with $R$. If $d$ is 0 , the result is placed in ACC. If $d$ is 1 , the result is stored back to $R$. |
| Cycle: | 1 |
| Example: | XORAR R, d before executing instruction: $\mathrm{R}=0 \times \mathrm{A} 5, \mathrm{ACC}=0 \times \mathrm{F} 0, \mathrm{~d}=1 .$ <br> after executing instruction: $\mathrm{R}=0 \times 55 .$ |


| XORIA | ExClusive-OR Immediate with <br> ACC |
| :--- | :--- |
| Syntax: | XORIA i |
| Operand: | $0 \leq \mathrm{i}<255$ |
| Operation: | ACC $\oplus \mathrm{i} \rightarrow$ ACC |
| Status affected: | Z |
| Description: | Exclusive-OR ACC with 8-bit <br> immediate data i. The result is <br> stored in ACC. <br> Cycle: |
|  | XORIA i <br> Example: |
|  | Xefore executing instruction: <br> i=0xA5, ACC=0xF0. <br> after executing instruction: <br> ACC=0x55. |

## 5. Configuration Words



Table 16 Configuration Words

## 6. Electrical Characteristics

### 6.1 Absolute Maximum Rating

| Symbol | Parameter | Rated Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ | Supply voltage | $-0.5 \sim+6.0$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~T}_{\mathrm{OP}}$ | Operating Temperature | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{ST}}$ | Storage Temperature | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

### 6.2 DC Characteristics

(All refer $\mathrm{F}_{\text {INST }}=\mathrm{F}_{\text {HOSC }} / 4, \mathrm{~F}_{\text {HOSC }}=16 \mathrm{MHz} @ 1 \_$HRC, WDT enabled, ambient temperature $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| Symbol | Parameter | $\mathrm{V}_{\mathrm{DD}}$ | Min. | Typ. | Max. | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Operating voltage | -- | 3.3 | -- | 5.5 | V | $\mathrm{F}_{\text {INST }}=20 \mathrm{MHz}$ @ I_HRC/2 |
|  |  |  | 2.0 |  |  |  | $\mathrm{F}_{\text {INST }}=20 \mathrm{MHz}$ @ I_HRC/4 |
|  |  |  | 2.7 |  |  |  | $\mathrm{F}_{\text {INST }}=16 \mathrm{MHz}$ @ E_HXT/2 |
|  |  |  | 2.0 |  |  |  | $\mathrm{F}_{\text {INST }}=16 \mathrm{MHz}$ @ E_HXT/4 |
|  |  |  | 2.0 |  |  |  | $\mathrm{F}_{\text {INST }}=8 \mathrm{MHz}$ @ I_HRC/4 \& I_HRC/2 |
|  |  |  |  |  |  |  | $\mathrm{F}_{\text {INST }}=8 \mathrm{MHz}$ @ E_HXT/4 \& E_HXT/2 |
|  |  |  | 1.8 |  |  |  | $\mathrm{F}_{\text {INST }}=4 \mathrm{MHz}$ @ I_HRC/4 \& I_HRC/2 |
|  |  |  |  |  |  |  | $\mathrm{F}_{\text {INST }}=4 \mathrm{MHz}$ @ E_XT/4 \& E_XT/2 |
|  |  |  | 1.8 |  |  |  | $\mathrm{F}_{\text {INST }}=32 \mathrm{KHz}$ @ I_LRC/4 \& I_LRC/2 |
|  |  |  |  |  |  |  | $\mathrm{F}_{\text {INST }}=32 \mathrm{KHz}$ @ E_LXT/4 \& E_LXT/2 |
| $\mathrm{V}_{\text {IH }}$ | Input high voltage | 5 V | 4.0 | -- | -- | V | RSTb ( $0.8 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | 2.4 | -- | -- |  |  |
|  |  | 5 V | 3.5 | -- | -- | V | All other I/O pins, EX_CKI, INT CMOS ( $0.7 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | 2.1 | -- | -- |  |  |
|  |  | 5 V | 2.5 | -- | -- | V | All other I/O pins, EX_CKI, INT TTL ( $0.5 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | 1.5 | -- | -- |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input low voltage | 5 V | -- | -- | 1.0 | V | RSTb (0.2V $\mathrm{VD}^{\text {) }}$ |
|  |  | 3 V | -- | -- | 0.6 |  |  |
|  |  | 5 V | -- | -- | 1.5 | V | All other I/O pins, EX_CKI, INT CMOS ( $0.3 \mathrm{~V}_{\mathrm{DD}}$ ) |
|  |  | 3 V | -- | -- | 0.9 |  |  |
|  |  | 5 V | -- | -- | 1.0 | V | All other I/O pins, EX_CKI, INT TTL ( $0.2 V_{\text {DD }}$ ) |
|  |  | 3 V | -- | -- | 0.6 |  |  |
| IOH | Output high current | 5 V | -- | -33 | -- | mA | $\mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V}$ |
|  |  | 3 V | -- | -20 | -- |  | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ |
| 1 loL | Output low current (Large current) | 5 V | -- | 100 | -- | mA | $\mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V}$ |
|  |  | 3 V | -- | 65 | -- |  |  |
| $I_{\text {LIR }}$ | IR sink current | 5 V | -- | 420 | -- | mA | Large IR |
|  |  | 3 V | -- | 340 | -- |  |  |
| Iop | Operating current | Normal Mode |  |  |  |  |  |
|  |  | 5 V | -- | 2.78 | -- | mA | $\mathrm{F}_{\text {Hosc }}=20 \mathrm{MHz}$ @ I_HRC/2 \& E_HXT/2 |
|  |  | 3 V | -- | 1.30 | -- |  |  |



### 6.3 Characteristic Graph

### 6.3.1 Frequency vs. VDD of I_HRC



### 6.3.2 Frequency vs. Temperature of I_HRC



### 6.3.3 Frequency vs. $V_{D D}$ of $I_{\text {LRC }}$



### 6.3.4 Frequency vs. Temperature of I_LRC



### 6.4 Recommended Operating Voltage

Recommended Operating Voltage (Temperature range: $-40^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ )

| Frequency | Min. Voltage | Max. Voltage | LVR : default <br> $\left(25{ }^{\circ} \mathrm{C}\right)$ | LVR: <br> Recommended <br> $\left(-40^{\circ} \mathrm{C} \sim+85{ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: |
| $20 \mathrm{M} / 2 \mathrm{~T}$ | 3.3 V | 5.5 V | 3.6 V | 4.2 V |
| $16 \mathrm{M} / 2 \mathrm{~T}$ | 2.7 V | 5.5 V | 3.0 V | 3.6 V |
| $20 \mathrm{M} / 4 \mathrm{~T}$ | 2.0 V | 5.5 V | 2.2 V | 3.0 V |
| $16 \mathrm{M} / 4 \mathrm{~T}$ | 2.0 V | 5.5 V | 2.2 V | 2.4 V |
| $8 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 2.0 V | 5.5 V | 2.2 V | 2.4 V |
| $\leqq 6 \mathrm{M}(2 \mathrm{~T}$ or 4 T$)$ | 1.8 V | 5.5 V | 1.8 V | 2.0 V |

### 6.5 LVR vs. Temperature



## 7. Die Pad Diagram



## 8. Package Dimension

8.1 14-Pin Plastic SOP (150 mil)
Note: For 14-pin SOP, 50 units per tube.

|  | INCHES |  |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |
| A | 0.337 | - | 0.344 | 8.55 | - | 8.75 |
| B | 0.144 | - | 0.163 | 3.66 | - | 4.14 |
| C | 0.068 | - | 0.074 | 1.73 | - | 1.88 |
| D | 0.017 | - | 0.020 | 0.35 | - | 0.51 |
| F | 0.016 | - | 0.044 | 0.40 | - | 1.12 |
| G | 0.050 BSC |  |  | 1.27 BSC |  |  |
| J | - | 0.004 |  | - | 0.10 | - |
| K | 0.005 | - | 0.010 | 0.13 | - | 0.25 |
| L | 0.189 | - | 0.205 | 4.80 | - | 5.21 |
| M | - | - | $8^{\circ}$ | - | - | $8^{\circ}$ |
| P | 0.228 | - | 0.244 | 5.80 | - | 6.20 |

### 8.2 14-Pin Plastic DIP (300 mil)



Note: For 14-pin Plastic DIP, 25 units per tube.

## 9. Ordering Information

| P/N | Package Type | Pin Count | Package Width | Shipping |
| :---: | :---: | :---: | :---: | :---: |
| NY8A053B | Die | -- | -- | -- |
| NY8A053BS14 | SOP | 14 | 150 mil | Tape \& Reel: 2.5K pcs per Reel <br> Tube: 50 pcs per Tube |
| NY8A053BP14 | PDIP | 14 | 300 mil | Tube: 25 pcs per Tube |


[^0]:    NYQUEST TECHNOLOGY CO．reserves the right to change this document without prior notice．Information provided by NYQUEST is believed to be accurate and reliable． However，NYQUEST makes no warranty for any errors which may appear in this document．Contact NYQUEST to obtain the latest version of device specifications before placing your orders．No responsibility is assumed by NYQUEST for any infringement of patent or other rights of third parties which may result from its use．In addition， NYQUEST products are not authorized for use as critical components in life support devices／systems or aviation devices／systems，where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user，without the express written approval of NYQUEST．

[^1]:    BZ1FSEL[3:0]:Frequency selection of BZ1 output.

